

58 PR TS

09/856926  
JC18 Rec'd PCT/PTO 29 MAY 2001

- 1 -

## SPECIFICATION

DISPLAY DEVICE, METHOD OF DRIVING SAME  
AND ELECTRONIC DEVICE MOUNTING SAME

## TECHNICAL FIELD

The present invention relates to techniques which realize a display device of reduced power consumption.

## BACKGROUND OF THE INVENTION

Recent years have seen a rapid increase in demands for liquid crystal devices in various applications such as word processors, lap-top personal computers, pocket televisions. Particularly, reflective-type liquid crystal device, which displays by reflecting an incident light from the exterior, has been viewed with interest for their beneficial features as to small-power consumption, thinness, and light weight as achieved by eliminating the need of backlight.

Conventional reflective-type liquid crystal devices can be classified into the following three systems: the segment display system, the simple-multiplex driving system, and the active-matrix driving system. In the segment display system, only simple numerals or pictographs for use in, for example,

09856926-052901

clocks, etc., can be displayed. In the simple-matrix driving system, a complex display can be realized, for use in, for example, personal computers, portable information terminals, etc. In the active-matrix driving system, a display is performed by using active elements such as TFTs (thin film transistors). In any of the foregoing systems, it is preferable to achieve a reduction in power consumption.

In response, Japanese Laid-Open Patent Publication No. 232447/1993 (Tokukaihei 5-232447, published on September 10, 1993) discloses a power consumption reducing technique for the segment display system, wherein in the stand-by state, i.e., in the non-display state of totally white display or totally black display, common electrodes and segment electrodes are set so as to have the same potential, so that the totally white display or the totally black display can be realized under stable conditions. Japanese Laid-Open Patent Publication No. 210492/1990 (Tokukaihei 2-210492, published on August 21, 1990) discloses a technique for reducing power consumption of a driving circuit by setting the impedance of the MOS-type transistor, which directly drives liquid crystals in the stand-by state, in the high impedance state.

The foregoing power consumption reducing

0985925-052904

techniques are preferable for the segment display type liquid crystal display devices, and figurative performances are therefore limited to the display of simple numerals or pictographs. It is therefore not possible to apply the foregoing techniques to the display devices which deal with complicated information, such as personal computers, portable information terminals, etc.

It is also difficult of apply the foregoing driving method to the matrix-type liquid crystal display devices. Specifically, in the case of  $4 \times 4$  matrix-type liquid crystal display device as illustrated in Figure 43, scanning signals to be supplied to scanning signal lines G(0) through G(3) are as illustrated in Figure 44, and selective voltage is sequentially applied to scanning signal lines G(0) through G(3). At an instant when the scanning line for a certain line is selected in the foregoing manner, data signals are supplied to data signal lines S(0) through S(3) in synchronous with scanning signals, thereby writing charges corresponding to data in respective pixels. Upon completing the scanning of the last line, as illustrated in Figure 45, after a short period of vertical fly-back time, a scanning operation is started again from the first line.

As described, for the matrix-type liquid crystal display, it is required to sequentially drive a plurality of pixels in data signal lines arranged in a vertical direction of the screen, and there is no data signal output for driving only one particular pixel corresponding to the segment output of the segment display system. Therefore, even if the data signal line and the counter electrode of a pixel are set in the high impedance state using the drive method of the segment display system after writing charges to pixels in the last line, the charges as written are not held for other pixels than the pixels in the last line. It is therefore not possible to ensure a stable display.

For the matrix-type liquid crystal display of a simple multiplex driving system, although a power consumption is relatively small, for example, in the

Specifically, for the liquid crystal display device having liquid crystal display elements of active-matrix type adopting the active element, in order to obtain desirable dynamic display, the rewriting frequency which determines the frequency for writing fluctuations in respective pixels, i.e., the rewriting frequency of one screen is generally set to 60 Hz. In the display device of active driving system, rewriting of screen is performed at such high frequency (60 Hz) for the following reason. That is, when performing an impulse type display for displaying one screen utilizing the residual effect of human eyes using a luminescent material which instantaneously flashes light, it is required to rewrite a screen at

**BOOK REVIEW**

**BOOK REVIEW**

**BOOK REVIEW**

[illegible]

**BOOK REVIEW**

published on January 16, 1998) disclose the method which realizes reduction in power consumption. These methods are focussed on the method of transmitting a television signal, and reduction in power consumption is realized by stopping the operation of a peripheral driving circuit in the vertical fly-back time, utilizing the feature that the data does not exist in the vertical fly-back period.

Japanese Laid-Open Patent Publication No. 107563/1997 (Tokukaihei 9-107563, published on April 22, 1997) discloses a power consumption reducing technique for the head-mount type display for use in field sequential cubic image display having two liquid crystal panels corresponding to both eyes, wherein the two liquid crystal panels are alternatively driven for each field by not driving one while driving the other.

Further, SID 95 DIGEST pp 249 to 252 and Japanese Laid-Open Patent Publication No. 271795/1991 (Tokukaihei 3-271795, published on December 3, 1991) proposes the multi-field driving method as the method of reducing the power consumption of the TFT liquid crystal driver. In this method, a scanning operation of one screen is divided into several times by scanning the scanning signal lines in one screen by every other line or every other plural lines, and the polarity of

00855925 052904

For example, Japanese Laid-Open Patent Publication No. 342148/1994 (Tokukaihei 6-342148), published on December 13, 1994 discloses the method of reducing power consumption by reducing driving frequency (refresh rate) while ensuring memory by adopting ferroelectric liquid crystal to the liquid crystal panel.

However, when stopping the operation of the peripheral driving circuit in the vertical fly-back period, as disclosed also in Japanese Laid-Open Utility Model Publication No. 50573/1985, the vertical fly-back period occupies only 8 percent of the total field period, and the expected reduction in power consumption within this period is only 5 percent.

According to the method of Japanese Laid-Open Patent Publication No. 107563/1997, throughout the field period, any of liquid crystal panels is driven, and the required power consumption may not be increased but cannot be reduced. Furthermore, by adopting the



head mount type display for both eyes, either one of the displays is always refreshed, and image without much flicker can be realized. However, for the liquid crystal display device, a display without flicker can be obtained when driving at a frequency of 30 Hz, particularly at above 45 Hz. When applying this method to the system for directly seeing the liquid crystal panel, flicker noise is liable to be perceptible.

Furthermore, flicker noise generates every line even when multi-field driving, and therefore flicker noise is recognized even when the flicker noise is cancelled out between adjoining lines, which leads to a significant deterioration in visibility. Furthermore, an expected reduction in driving frequency is very small, and a sufficient reduction in power consumption cannot be achieved. In the multi-field driving system, one screen is divided into a plurality of sub fields, and scanning is performed very other lines or every other plural lines, and therefore, it is required to read out signals corresponding to the scanning signal line to be driven after once storing the image in the frame memory, and therefore the structure of the circuit inevitably complicated. As a result, the peripheral circuit becomes larger in size, and a manufacturing cost increases.

In the method of driving a conventional matrix-type display device, it was not possible to realize a reduction in power consumption while ensuring basic display characteristics such as brightness, contrast, response speed, gradation, etc. Furthermore, in the conventional method of driving the matrix-type liquid crystal display device, it is not possible to realize both reduction in power consumption to a sufficient level and a high quality display device without flicker noise at the same time. The foregoing problems are encountered not only in the liquid crystal display devices, but also a generally used matrix-type display devices can be used.

## DISCLOSURE OF THE INVENTION

pixels connected to the scanning signal lines and the data signal lines, each of the pixels including a predetermined electric capacitance in which a charge,



of forming the auxiliary capacitance in the Cs-on-gate structure, i.e., fluctuation in potential of the pixel electrode of the electric capacitance due to fluctuation in potential of the scanning signal lines such as a scanning signal lines in one line above can be prevented.

With the low frequency driving of not more than 30 Hz, the frequency of the scanning signal can be reduced, and it is therefore possible to fully suppress the power consumption of the scanning signal driver, and similarly, the frequency for reversing polarity of the data signal can be reduced, and it is therefore possible to fully suppress the power consumption of the data signal driver. Additionally, fluctuation in potential of the electrode of the electric capacitance in which a charge which determines the display state is written can be prevented, thereby realizing a stable and quality display without flicker noise.

As a result, it is possible to provide a display device having an active element which realizes a reduction in power consumption while ensuring a desirable display quality.

In order to achieve the foregoing objects, a method of driving a display device of the present invention which displays by selecting and scanning each

0985926-052904

scanning signal line of a screen having pixels arranged in a matrix form and supplying through a data signal line a data signal to a corresponding pixel of the scanning signal line as selected, is characterized in that a quiescent period, in which all the scanning signal lines are set in non-scanning state, is set to be longer than a scanning period required for scanning the screen one time, wherein a sum of the scanning period and the quiescent period is set to be equivalent to one vertical period.

According to the foregoing method, a scanning period and a quiescent period which is longer than the scanning period, in which all the scanning signal lines are set in the non-scanning state, are set, in each vertical period alternately and repetitively. For example, in the case where the scanning period is set to a time period for normal frequency Hz, as the quiescent period longer than the scanning period is set, the vertical frequency becomes lower than 30 Hz. This scanning period and the quiescent period may be suitably adjusted to be suited for the degree of the motion of an image to be displayed such as a static image or a moving picture. In the quiescent period, all the scanning signal lines are set in the non-scanning state, and it is therefore possible to

2025 RELEASE UNDER E.O. 14176

**SECRET**

**SECRET**

[illegible]

**SECRET**

[illegible]

in the quiescent period, a potential of the data signal line is set to a predetermined data signal line quiescent potential.

Further, by fixing the potential of the data signal line at the prescribed quiescent potential of the data signal line, it is possible to optimally control the potential of the data signal line in the quiescent period. Namely, between the scanning period and the quiescent period, it is possible to achieve the same effects of the potential of the data signal line onto the pixel electrodes. As a result, although the quiescent period is provided, by setting the effective value for the potential of the pixel electrode



Therefore, the matrix-type display device which permits required power consumption to be significantly reduced, and in which flicker noise is suppressed to a sufficiently low level can be realized.

Figure 1 is a perspective plan view illustrating the structure of a liquid crystal panel of a liquid crystal display device in accordance with one embodiment of the present invention.

Figure 3 is a system block diagram illustrating the structure of a liquid crystal display device in accordance with one embodiment of the present invention.

Figure 5(a) and Figure 5(b) are graphs which illustrate characteristics of liquid crystal.

Figure 6 is a graph illustrating the OFF resistance characteristics of the TFT.

Figure 7 is an explanatory view which explains changes in pixel electrode potential and changes in reflected light intensity in the case where charges cannot be held to the sufficient level.

Figure 8(a) and Figure 8(b) are explanatory view which explain the method of evaluating characteristics of the liquid crystal panel.

Figure 9(a) through Figure 9(e) are timing charts illustrating the signal and characteristics of the liquid crystal panel.

Figure 10 is a perspective plan view illustrating the structure of the liquid crystal panel as a comparative example of the liquid crystal panel of Figure 1.

Figure 11(a) through Figure 11(e) are timing charts illustrating the signal and the characteristic of the liquid crystal panel of Figure 10.

Figure 12 is a perspective plan view illustrating the structure of the liquid crystal panel of the liquid crystal display device in accordance with another embodiment of the present invention.

Figure 13 is a cross section of the portion along an arrow line B-B of the liquid crystal panel of Figure 12.

Figure 14 is a perspective plan view illustrating

0985525-052901

the structure of the liquid crystal panel of Figure 12.

Figure 15(a) and Figure 15(b) are plan views and a side view respectively illustrating the structures of parts of the liquid crystal panel of Figure 12.

Figure 16 is an explanatory view which explains the positional relationship of the part of the liquid crystal panel of Figures 15(a) and 15(b).

Figure 17 is an explanatory view which explains the state of an electric field generated in the liquid crystal panel.

Figures 18(a) and 18(b) are explanatory views which explain the method of evaluating characteristics of the liquid crystal panel.

Figure 19 is a perspective plan view which explains the modified example of the liquid crystal panel of Figure 12.

Figure 20 is a perspective plan view which illustrates another modified example of the liquid crystal panel of Figure 12.

Figure 21 is a cross-sectional view which illustrates the structure of a liquid crystal panel of a liquid crystal display device in accordance with still another embodiment of the present invention.

Figure 22 is a perspective plan view of the liquid crystal panel of Figure 21.

00856936 0522001  
106250 3269560

Figure 23 is a perspective plan view illustrating the structure of an organic EL panel of an organic EL display device in accordance with still another embodiment of the present invention.

Figure 24 is a cross section of the portion along an arrow line E-E of the organic EL panel of Figure 23.

Figure 25 is a circuit diagram illustrating an equivalent circuit per pixel of the organic EL panel of Figure 23.

Figure 26 is a waveform diagram which illustrates a waveform of a signal for use in evaluating the characteristics of a liquid crystal panel of the liquid crystal display device in accordance with still another embodiment of the present invention.

Figure 27 is a circuit diagram illustrating an equivalent circuit per pixel of a liquid crystal panel in accordance with a modified example of the liquid crystal display device in accordance with one embodiment of the present invention.

Figure 28 is a timing chart which explains a method of driving a display device in accordance with still another embodiment of the present invention.

Figure 29 is a system block diagram illustrating a structure the structure of a display device to which the method of driving the display device of Figure 28

09856925.052004

Figure 30 is a circuit diagram illustrating the inside structure of a data signal driver for the display device of Figure 29.

Figure 32 is a perspective plan view which illustrates the structure of the liquid crystal panel of the display device of Figure 29.

Figure 34 is a graph showing characteristics of liquid crystal.

Figure 36 is an explanatory view which explains fluctuations in pixel electrode potential and fluctuations in reflective light intensity in the case where charges cannot be stored sufficiently.

Figure 38(a) through Figure 38(e) are timing charts which show signals and characteristics of the

liquid crystal panel of Figure 32.

Figure 39 is a perspective plan view which illustrates the structure of a comparative example of the liquid crystal panel of Figure 32.

Figure 40(a) through Figure 40(e) are timing charts which show signals and characteristics of the liquid crystal panel of Figure 39.

Figure 41 is a cross-sectional view illustrating the structure of a modified example of the liquid crystal panel of Figure 31.

Figure 42 is a perspective plan view illustrating the structure of a modified example of the liquid crystal panel of Figure 31.

Figure 43 is a block diagram illustrating the structure of the matrix type display device.

Figure 44 is a timing chart which explains a conventional method of driving a display device.

Figure 45 is an explanatory view which explains a vertical fly-back period.

Figure 46 is a time chart indicating respective driving signals and optical responses of a liquid crystal panel in the scanning period T1 and the quiescent period T2, which explains the driving method of a display device in accordance with still another embodiment of the present invention.

0855935 052004  
706250 9269860

Figure 47 is a timing chart indicating respective driving signals and optical responses of a liquid crystal panel in the scanning period T1 and the quiescent period T2, which explains the driving method of a display device in accordance with still another embodiment of the present invention.

Figure 48 is a time chart indicating respective driving signals and optical responses of a liquid crystal panel in the scanning period T1 and the quiescent period T2, which explains the driving method of a display device in accordance with still another embodiment of the present invention.

Figure 49 is a time chart which explains a comparative example of a driving method of a display device illustrated in Figure 46.

Figure 50 is a time chart indicating respective driving signals and optical responses of a liquid crystal panel in the scanning period T1 and the quiescent period T2, which explains the driving method of a display device in accordance with still another embodiment of the present invention.

Figure 51 is a block diagram illustrating a schematic structure of a liquid crystal display device adopting a driving method of a display device illustrated in Figures 46, 50 and 56.

09353251 0522901  
T06250 92695360

Figure 52 is a block diagram illustrating a schematic structure of a liquid crystal panel provided in the liquid crystal panel of Figure 51.

Figure 53 is a cross-sectional view illustrating the structure of a liquid crystal panel provided in the liquid crystal panel of Figure 51.

Figure 54 is a perspective plan view illustrating the structure of a liquid crystal panel provided in the liquid crystal panel of Figure 51.

Figure 55 is a circuit diagram illustrating an equivalent circuit of the liquid crystal panel illustrated in Figure 51.

Figure 56 is a timing chart indicating respective driving signals and optical responses of a liquid crystal panel in the scanning period T1 and the quiescent period T2, which explains the driving method of a display device in accordance with still another embodiment of the present invention.

Figure 57 is a block diagram illustrating a schematic structure of another liquid crystal display device adopting a driving method of a display device illustrated in Figure 51.

Figure 58 is a block diagram illustrating a schematic structure of still another liquid crystal display device adopting a driving method of a display

005535301



device illustrated in Figure 51.

## BEST MODES FOR CARRYING OUT THE INVENTION

### [FIRST EMBODIMENT]

The following descriptions will discuss one embodiment provided with a display device of the present invention in reference to Figures 1 to 11.

The inventors of the present application tried to find out a cause of flicker noise generated when driving the liquid crystal display device having a Cs-on-gate structure with a rewriting frequency of 30 Hz or below, and have found to be the following.

In the case of a so-called Cs-on-gate structure wherein auxiliary capacitive electrodes of pixels in a liquid crystal display element having an active element are formed on a scanning signal line in one line above the pixels, the pixel electrode potential of the pixels largely fluctuate with an application of scanning signals onto the scanning signal line in one line above the pixels. Generally, when adopting the rewriting frequency of 30 Hz or higher, a response of liquid crystal molecules due to fluctuation in pixel electrode potential is averaged and is therefore not perceptible. However, at a rewriting frequency of below 30 Hz, a response of liquid crystal molecule is perceptible, and

0055936 32535350

a display quality would be significantly damaged. Conventionally, a resistance value of an active element, a resistance value, a dielectric constant of a liquid crystal material, and auxiliary capacitance per pixel are not designed for a rewriting frequency of not more than 30 Hz, and a flicker noise contains fluctuations of the pixel electrode potential due to poor charge maintenance when driving with a frequency of 30 Hz or below. It was found that when power consumption is reduced by merely reducing rewriting frequency in the Cs-on-gate structure to achieve a lower power consumption, a reduction in display quality cannot be avoided.

The display device of the present invention is designed for preventing flicker noise generated for the above reasons.

A system block diagram of a liquid crystal display device 1 (display device) is illustrated in Figure 3. The liquid crystal display device 1 includes a liquid crystal panel 2, a gate driver 3, a source driver 4, a control IC 5, an image memory 6 and a synchronous clock generating circuit 7. The structure of the liquid crystal panel 2 as a display element, further as a liquid crystal display element, will be described in detail later. The gate driver 3 as a scanning signal

00553303 00553303

The synchronous clock generating circuit 7 (frequency setting means) generates a synchronous clock for use in reading out image data from the image memory 6 by the control IC, and a synchronous clock for use in generating a gate start pulse signal GSP to be outputted, a gate clock signal GCK, a source start pulse signal SP and a source clock signal SCK. In the present embodiment, in order to set above respective signals to a rewriting frequency of a screen of a liquid crystal panel 2, a frequency of a synchronous clock is set in the synchronous clock generating

circuit 7. The frequency of the gate start pulse signal GSP corresponds to the rewriting frequency, and in the synchronous clock generating circuit 7, at least one rewriting frequency can be set to 30 Hz, and plurality of arbitrary rewriting frequencies including those above 30 Hz can be set.

In the system illustrated in the Figure 3, the synchronous clock generating circuit 7 alters the setting of the rewriting frequency according to frequency setting signals M1 and M2 to be input from the exterior. Here, the number of frequency setting signals can be arbitrary. For example, when adopting frequency setting signals M1 and M2 of two kinds, four rewriting frequencies can be set as shown in Table 1.

Table 1

M1	M2	SET FREQUENCY [Hz]
H	H	60
H	L	30
L	H	15
L	L	6

The rewriting frequency may be set such that a plurality of frequency setting signals are input to the synchronous clock generating circuit 7 as in this example, or the synchronous clock generating circuit 7 provided with a switch for adjusting the rewriting



panel 2 is illustrated in Figure 2 which is a cross section of the portion along a line A-A of Figure 1 to be described later. The liquid crystal panel 2 is an active matrix liquid crystal panel of reflective type. The liquid crystal panel 2 includes a pair of glass substrates 11 and 12 having a liquid crystal layer 13 (such as nematic liquid crystal layer) interposed in between, and further includes TFTs 14 (active elements) formed on the glass substrate 12. In the present embodiment, TFTs are adopted as active elements; however, active elements of the present embodiment are not limited to TFTs, and for example, a two-terminal elements such as MIMs (Metal Insulator Metals), etc., or three-terminal elements such as FETs other than TFT may be adopted. The TFTs 14 and other FETs are arranged so as to be set in the selective state as the source and the drain are conducted with each other with an application of a selective voltage to the gate by the scanning signal in the selection period. In the structure to be described later, the two-terminal element is arranged such that a voltage according to a scanning signal is applied to one terminal, and a voltage according to a data signal is applied to the other terminal via liquid crystals, and further in the selection period, both terminals conduct with an

On the upper surface of the glass substrate 11, laminated are a phase-difference plate 15 for use in controlling the state of incident light, a polarizing plate 16, and an anti-reflection film 17 in this order. On the lower surface of the glass substrate 11, formed are RGB color filters 18 and transparent common electrodes 19 as counter electrodes in this order. With this color filters 18, a color display can be realized.

In each TFT 14, a part of a scanning signal line formed on the glass substrate 12 is used as a gate electrode 20, and a gate insulating film 21 is formed so as to cover the gate electrode 20. Further, an i-type amorphous silicon layer 22 is formed facing the gate electrode 20 via the gate insulating film 21 sandwiched in between. On the i-type amorphous silicon layer 22, two n<sup>+</sup>-type amorphous silicon layers 23 are formed so as to sandwich a channel region of the i-type amorphous silicon layer 22. On the upper surface of one of the n<sup>+</sup>-type amorphous silicon layers 23, formed is a gate electrode 24 which constitutes a part of the data signal line, and on the upper surface of the other

n<sup>+</sup>-type amorphous silicon layer 23, formed is a drain electrode 25 extending from the upper surface of the other n<sup>+</sup>-type amorphous silicon layer 23 to the entire upper surface of a flat portion of the gate insulating film 21. As illustrated in Figure 1 (to be described later), the extension start position of the drain electrode 25 and the other end are connected to a rectangular auxiliary capacitive electrode pad 27a facing the auxiliary capacitance line 33. On the upper surfaces of the TFTs 14, formed are interlayer insulating films 26, and further reflective electrodes 27b are formed on the upper surface of the interlayer insulating film 26. The reflective electrodes 27b are reflective members for use in performing reflective display using surrounding light. For controlling the direction of reflected light by the reflective electrodes 27b, fine protrusions and recessions are formed on the surface of the inter-layer insulating film 26.

Further, each reflective electrode 27b is conducted to the drain electrode 25 via a contact hole 28 formed in the inter-layer insulating film 26. Namely, the voltage to be controlled by the TFT 14 as applied from the data electrode 24 to the reflective electrode 27b from the drain electrode 25 via the



contract hole 28, and the liquid crystal layer 13 is driven by a voltage across the reflective electrode 27b and the transparent common electrode 19. Namely, the auxiliary capacitive electrode pad 27a and the reflective electrode 27b are conducted with each other, and liquid crystal is interposed between the reflective electrode 27b and the transparent common electrode 19. As described, the auxiliary capacitive electrode pad 27a and the reflective electrode 27b constitute a pixel electrode 27. The electric capacitance (liquid crystal capacitance  $C_{LC}$  to be described later), to be written via the TFT 14 wherein charges which determines a display state are in the selective state, are constituted by the pixel electrode 27 and the transparent common electrode 19 having liquid crystal interposed in between. In the case of the transparent liquid crystal display device, pixel electrodes provided corresponding to the above respective electrodes are transparent electrodes. The liquid crystal panel 2 illustrated in Figure 2 is arranged such that the transparent common electrode 19 is formed on the glass substrate 12 different from the pixel electrode 27. However, the liquid crystal panel of the present embodiment is not limited to the foregoing arrangement, and, for example, a liquid crystal panel

As illustrated in Figure 1 taken from above the portion below the liquid crystal layer 13 of Figure 2, the liquid crystal panel 2 includes scanning signal lines 31 for supplying scanning signals to the gate electrodes 20 of the TFTs 14 and data signal lines 32 for supplying data signals to the data electrodes 24 of the TFTs 14. These scanning signal lines 31 and the data signal lines 32 are arranged in a matrix form on the glass substrate 12. Further, auxiliary capacitance lines 33 are formed so as to face the corresponding auxiliary capacitive electrode pads 27a respectively. A pair of an auxiliary capacitive electrode pad 27a and an auxiliary capacitance line 33 serves as an electrode for use in forming an auxiliary capacitance (auxiliary capacitance  $C_{cs}$  to be described later) with respect to the electric capacitance (liquid crystal capacitance  $C_{lc}$ ) in a pixel to be described later. Parts of the auxiliary capacitance lines 33 are formed parallel to the scanning signal lines 31 on the glass substrate 12 in other portion than the areas the scanning signal lines 31 are formed, i.e., to avoid the areas the scanning signal lines 31 are formed, so as to make

pairs with auxiliary capacitive electrode pads 27a sandwiching the gate insulating film 21 in between, whereby almost no capacitive bond is generated between the auxiliary capacitance line 33 and the scanning signal lines 31, and between the auxiliary capacitance electrode pads 27a and the scanning signal lines 31. It should be noted here that the present embodiment is not intended to be limited to the foregoing structure, as long as the auxiliary capacitive electrode pads 27a and the auxiliary capacitance line 33 are provided so as not to generate a capacitive bond between the scanning signal lines 31. The capacitive bonds between the reflective electrodes 27b and the scanning signal lines 31 are very small, and thus can be ignored.

When seen from above the liquid crystal panel 2, the glass substrates 11 and 12, the liquid crystal layer 13, the TFT 14, the phase difference plate 15, the polarizing plate 16, the anti-reflection film 17, the color filter 18, the transparent common electrode 19, the inter-layer insulating film 26, the pixel electrode 27 and the auxiliary capacitance line 33 in an area approximately surrounded by adjoining scanning signal lines and adjoining data signal lines constitute a pixel. Each pixel is connected to one of the scanning signal lines 31 and one of the data signal

09856925-052901

In the case of adopting two-terminal elements such as MIMs as active elements in the structure of Figure 1, a two-terminal element is provided at position of each TFT 14, and two-terminal elements are connected in series between the data signal lines corresponding to the data signal lines 32 and pixel electrodes corresponding to the pixel electrodes 27. Further, each scanning signal line corresponding to the scanning signal line 31 is connected not to the two-terminal element but to a counter electrode (transparent electrode) provided for each pixel so as to face the auxiliary capacitive electrode pad corresponding to the

auxiliary capacitive electrode pad 27a via the liquid crystal layer corresponding to the liquid crystal layer 13. In this case, each pixel is constituted by elements corresponding to the liquid crystal panel 2 adopting the TFTs 14 in an area approximately surrounded by adjoining scanning signal lines and adjoining data signal lines. The structure of adopting FETs other than TFTs as three-terminal elements are the same as the structure of adopting TFTs 14 in electrical connection, and explanations therefore shall be omitted here.

An equivalent circuit per pixel of the liquid crystal panel 2 of the foregoing structure wherein three terminal elements as the active elements is illustrated in Figures 4(a) and 4(b). An equivalent circuit illustrated in Figure 4(a) includes a liquid crystal capacitance  $C_{LC}$ , formed by interposing the liquid crystal layer 13 between the transparent common electrode 19 and the reflective electrode 27b, and an auxiliary capacitance  $C_{CS}$ , formed by interposing the gate insulating film 21 between the auxiliary capacitive electrode pad 27a and the auxiliary capacitance line 33, which are connected to the TFTs 14, wherein a transparent common electrode 19 and an auxiliary capacitance line 33 are set to constant DC

095535360  
100250 9265360

In these equivalent circuits, a selective voltage is applied to the scanning signal line 31 to set ON the TFTs 14, and data signals are applied to the liquid crystal capacitance  $C_{LC}$  and the auxiliary capacitance  $C_{CS}$  through the data signal line 32. Next, the non-selective voltage is applied to the scanning signal line 31 to set OFF the TFTs 14, whereby the pixel holds charges written in the liquid crystal capacitance  $C_{LC}$  and the auxiliary capacitances  $C_{CS}$ . Here, as described,

By arranging so as to drive at low driving frequency of 30 Hz or below, the frequency of the scanning signal can be reduced, and the power consumption of the scanning signal driver can be reduced to a sufficiently low level, and in the

meantime, the frequency of reversing polarity of the data signal can be reduced, and the power consumption of the data signal driver, or the source driver 4 in the structure of Figure 1, can be sufficiently reduced. Further, by suppressing fluctuations in potential of the pixel electrodes 27, a stable display without flicker noise can be obtained.

Next, the results of analysis on characteristics of the liquid crystal panel 2 are explained, where the liquid crystal panel 2 has a width across corners of 0.1 m, which is provided with the scanning signal lines 31 and the data signal lines 32 in numbers of 240 and 320 x 3 respectively.

Figures 5(a) and 5(b) are graphs showing the results of measurements on the dependency of the liquid crystal voltage holding ratio  $H_r$  on the driving frequency (writing frequency) under the condition of a constant writing time (for example, 100  $\mu$ sec) with respect to liquid crystals (Merk Co., Ltd. ZLI-4792) adopted in the liquid crystal layer 13. Figure 5(b) is an enlarged view of the region having the driving frequency in a range of from 0 Hz to 5 Hz in the structure of Figure 5(a). Figure 6 is a graph showing the results of measurements on the relationship between the OFF resistance value of the TFT 14 and the



potential of the gate electrode of the TFT 14, i.e., the potential of the scanning signal line 31. If the liquid crystal voltage holding ratio Hr and OFF resistance values of the TFT 14 are not sufficient, a problem occurs in that charges written in the liquid crystal capacitance  $C_{LC}$  and the auxiliary capacitances  $C_{CS}$  leak in the non-selection period of the TFT 14. As a result the potential of the pixel electrode 27 fluctuates, and the reflective light intensity from the reflective electrode 27b fluctuates as illustrated in Figure 7.

The pixel voltage holding ratio P, which is dependent on the potential of the pixel electrode 27, and the reflective light intensity from the reflective electrode 27b, can be expressed by the following formula

(1);

$$P = V_1 \cdot \exp[-T/\{(C_{LC}+C_{CS}) \cdot R\}]/V \quad \dots (1)$$

$$V_1 = V - \{V \cdot (1-Hr(T)) \times C_{LC}/(C_{LC}+C_{CS})\},$$

wherein T is a non-selective period of TFT 14, Hr(T) is a liquid crystal voltage holding ratio at certain driving frequency after a time period T in Figures 5(a) and 5(b), V is a potential difference between the pixel electrode 27 and the transparent common electrode 19 directly after writing, and R is an

OFF resistance value of the TFT 14 in Figure 6. The formula  $V_1 \cdot \exp[-T/\{(C_{LC}+C_{CS}) \cdot R\}]$  indicates a potential difference between the pixel electrode 27 and the transparent common electrode 19 when a time period T has passed after the completion of writing.

For example, under the conditions that the liquid crystal voltage holding ratio at  $T = 180$  msec, the resistance value in the non-selective period of the TFT 14, i.e., the OFF resistance value R, the liquid crystal capacitance  $C_{LC}$  and the auxiliary capacitance  $C_{CS}$  are set as shown in the following Table 2, the pixel voltage holding ratio P can be obtained as 99.7 % from the above formula (1).

Table 2

LIQUID CRYSTAL VOLTAGE HOLDING RATIO (after 180 msec)	99.7 %
RESISTANCE OF TFT WHEN NON-SELECTING	$1.5 \times 10^{15} \Omega$
LIQUID CRYSTAL CAPACITIVE	0.45 pF
AUXILIARY CAPACITIVE	0.32 pF

Here, the pixel voltage holding ratio P and the perception limits for the flicker noise were fully examined. As illustrated in Figure 8(a), two glass substrates 42 face each other in such a manner that pixel electrodes 43 are formed on the inner surface,

and a flicker-noise-evaluation-use cell 41 including two transparent electrodes 43 having a liquid crystal layer 44 interposed in-between is prepared. Between these two transparent electrodes 43 of the flicker-noise-evaluation-use cell 41, a voltage is applied from a signal generating device 45. A voltage waveform to be output from the signal generating device 45 is illustrated in Figure 8(b). In this Figure 8(b),  $V_s$  is set to 2V, and variable  $V_e$  is set with respect to the change in the non-selection period  $T$  from 32 msec (about 30 Hz) to 167 msec (about 6 Hz). Initially, the flicker-noise-evaluation-use cell 41 is charged to a voltage  $V_s$ , and the voltage thereof is gradually reduced to  $V_e$ . Next, with an application of  $-V_s$ , the brightness of the flicker-noise-evaluation-use cell 41 changes, and these fluctuations in brightness, i.e., fluctuations in flicker noise are observed with eyes.

Here,  $V_e/V_s$  corresponds to an actual pixel voltage holding ratio  $P$  in the liquid crystal display device 1. The pixel voltage holding ratio  $P$  and the flicker generating state were observed in details. The results of observation are as illustrated in the following Table 3.

Table 3

PIXEL VOLTAGE HOLDING RATIO[%]	RESULT OF OBSERVATION ON FLICKER NOISE WITH EYES
80.0	×
82.0	×
84.0	×
86.0	Δ
88.0	Δ
90.0	○
92.0	○
94.0	○
96.0	○
98.0	○
100.0	○

○ : flicker noise was not perceptible.

Δ : flicker noise was partially perceptible.

×

As can be seen from the results shown in Table 3, in order to obtain the liquid crystal panel 2 which offers a stable display without flicker noise even at a rewriting frequency of the screen of 30 Hz or below, the following condition should be satisfied; the pixel voltage holding ratio P is set as  $P \geq 0.9$ , so that .

Figure 9(a) through Figure 9(e) respectively

Figure 9(a) illustrates a scanning signal waveform to be output to the scanning signal line 31 in one line above the scanning signal line 31 of the pixel being focused. Figure 9(b) illustrates a scanning signal waveform to be output to the data signal line 31 on the current line of the pixel being focused. Figure 9(c) illustrates a data signal waveform to be output to the data signal line 32 of the pixel being focused. Figure 9(d) illustrates a potential of the pixel electrode 27

of the pixel being focused. As can be seen from Figure 9(a) and Figure 9(d), when the selection voltage is applied to the scanning signal line 31 on a previous line, the potential of the pixel electrode 27 is stabilized. In this state, the intensity of the reflective light from the reflective electrode 27b was measured. As a result of measurement, fluctuations in intensity of the reflected light was hardly observed as illustrated in Figure 9(e). It was also confirmed as a result of observation with eyes, a high quality uniform display without flicker noise could be realized.

Comparative measurement was performed with respect to the conventional Cs-on-gate structure wherein auxiliary capacitances are formed by providing the auxiliary capacitive electrode pads 27a' so as to face the scanning signal lines 31' in one line above as illustrated in Figure 10. The results of this comparative measurements are shown in Figures 11(a) through 11(e). As can be seen from Figures 11(a) through 11(d), the potential of the pixel electrode 27' greatly fluctuated when the selective voltage was applied to the scanning signal line 31' in one line above, and as a result, the intensity of the reflected light from the reflective electrode 27b' also

Here, potential fluctuation of pixel electrodes by a scanning signal and the perception limits for the flicker noise were fully examined. To the flicker-noise-evaluation-use cell 41 of Figure 8(a), a voltage having a waveform shown in Figure 26 was applied. In Figure 26, voltage V1 indicates a voltage to be applied to the liquid crystal layer 44 (between transparent electrodes 43) for displaying predetermined gradations. The voltage V1 corresponds to a drain-common voltage (a potential of the pixel electrode) in an actual liquid crystal display device, namely a voltage of a predetermined electric capacitance in which charges which determine a display state are written. The pulse voltage Vp to be superimposed on the voltage V1 indicates a noise portion to be added to voltage V1 generated by the scanning of the scanning signal line, and the superimposed portion of the pulse voltage Vp corresponds to the fluctuated portion of the voltage V1.

Here, experiments were performed under the conditions of a pulse width of a pulse voltage  $V_p$  of 50  $\mu$ sec and variable cycle  $T_c$  of the voltage  $V_1$

(corresponding to the frequency of rewriting charges of a predetermined electric capacitance) within a range of from 33.3 msec to 167 msec, and the state of flicker noise with variable pulse voltage  $V_p$  were confirmed, and the results shown in Table 4 were obtained.

Table 4

PULSE VOLTAGE $V_p$ [V]	RESULT OF OBSERVATION OF FLICKER NOISE WITH EYES
2.0	○
2.2	○
2.4	○
2.6	○
2.8	○
3.0	○
3.2	△
3.4	△
3.6	×
3.8	×
4.0	×

○ : flicker noise was not perceptible.

△ : flicker noise was partially perceptible.

× : flicker noise was perceptible.

As can be seen from the results shown in Table 4, in order to obtain the liquid crystal panel which



offers a stable display without flicker noise even at a rewriting frequency of the screen of 30 Hz or below (change frequency  $T$  of 33.3 msec or above), it is desirable to set fluctuations in potential of pixel electrode (fluctuations in potential of predetermined electric capacitance) resulting from scanning within a range of not more than 3 V. In normal liquid crystal panels, capacitive bonds between the pixel electrode and the scanning signal lines to be connected to the pixel itself are small, and potential fluctuations of pixel electrodes resulting from scanning in the selection period of the pixel itself are not more than 2V, more particularly around 1V. Therefore, generally, flicker noise would not be perceptible by an amount of fluctuations in voltage  $V_1$  from the scanning signal line to be connected to the pixel itself, and it is therefore important to suppress potential fluctuations in pixel electrode to be 3V or below particularly in the non-scanning period  $T$ .

In the foregoing liquid crystal panel 2, the auxiliary capacitive electrode pads 27a and the auxiliary capacitance lines 33 are formed in areas where almost no capacitive bond is generated between the auxiliary capacitive electrode pad 27a and the scanning signal line 31 and between the auxiliary

capacitance lines 33 and the scanning signal line 31. Therefore, a voltage of the liquid crystal capacitance  $C_{LC}$  hardly fluctuate due to noise generated from the scanning signal lines 31 with a supply of a scanning signal, not only in the selection period but also in the non-selection period T. As described, the liquid crystal panel 2 are arranged so as to make fluctuations in voltage of the liquid crystal capacitance  $C_{LC}$  due to noise generated from the scanning signal lines 31 with a supply of a scanning signal to be suppressed below a level (3V or below in this example) at which flicker noise on the display is perceptible.

As illustrated in Figure 10, in the liquid crystal panel of the Cs-on-gate structure which includes the auxiliary capacitance  $C_{CS}$  of the liquid crystal capacitance  $C_{LC}$  by providing auxiliary capacitive electrode pads 27a' so as to face the scanning signal lines 31', the potential of the pixel electrode 27' fluctuates via the auxiliary capacitance  $C_{CS}$ , and the amount of fluctuations  $\Delta V_p$  is defined by the following formula:

$$\Delta V_p = \Delta V_g \times C_{CS} / (C_{CS} + C_{LC} + C_{GD} + C_{SD}) \quad \dots (2),$$

$\Delta V_g$ : fluctuation value of the scanning signal line potential;

$C_{GD}$ : capacitance formed by the scanning signal line

$C_{SD}$ : capacitance formed by the pixel and the data signal line.

To drive the liquid crystal panel adopting TFTs of the Cs-on-gate like structure like the liquid crystal panel 2 of the present embodiment is essentially equivalent to apply a rectangular wave of low frequency to the flicker-noise-evaluation-use cell 41 (standard cell). In the past, refining technique of the liquid crystal has not been developed to a sufficient level,

and the density of impurities contained in the liquid crystal was relatively high. This means that an optimization for rewriting at low frequency with respect to the resistance value of the liquid crystal material had not been made. In response, the applicant of the present application conducted an experiment in which a rectangular wave of low frequency is applied to the flicker-noise-evaluation-use cell 41 whose liquid crystal layer 44 consists of the liquid crystal in which the density of impurities is relatively high. As a result, the liquid crystal responded when reversing the polarity of the application voltage, and the flicker noise (flickering) was confirmed. Here, it is reasonable to assume that such flicker noise was generated due to a drop in voltage caused by releasing and receiving of charges with the movement of impurity ions when reversing the polarity. Such flicker noise is more obvious in the Cs-on-gate structure than in the Cs-on-common structure, because a scanning signal causes large fluctuation in the pixel electrode potential via the auxiliary capacitance under specific conditions. The foregoing phenomenon reappears by adopting "a liquid crystal material in which impurities are contaminated on purpose", "a liquid crystal material maintained under undesirable conditions", or

In contrast, when adopting "a highly refined liquid crystal material" and "a cell prepared in a highly cleaned process", a flicker noise was not observed even when driving a liquid crystal panel at 30 Hz or below. It was reasonable to assume that the foregoing effect was achieved for the reason that the movement of impurities in the liquid crystal was very small and can be ignored, and further, releasing and receiving of charges when reversing the polarity does not occur, and a drop in voltage therefore did not occur. As described, it was first confirmed by the applicant of the present application that it would be possible to drive a liquid crystal panel at or below 30 Hz without generating flicker noise. Unlike the CRT, the liquid crystal display device performs a "hold-type display" in which a display state is always held. In the conventional structure of the liquid crystal display device, even when displaying a static image which does not require to rewrite charges at high speed, a rewriting operation was always performed at

high frequency, for example, 60 Hz according to the high speed writing of the CRT. As described, conventionally, even technical ideas of low frequency driving had not been even created, and there was no way to realize a low frequency driving a liquid crystal panel at or below 30 Hz by reducing fluctuations in potential of the pixel electrode in the liquid crystal panel 2 of the Cs-on-common structure of the liquid crystal display device 1 of the present embodiment, or other structure.

Next, the power consumption of the liquid crystal display device 1 was measured. As a result, the power consumption was 160 mW when driving with a rewriting period of a screen of 16.7 msec (at rewriting frequency of 60 Hz), while 40 mW when driving with a rewriting period of a screen of 167 msec (at rewriting frequency of 6 Hz). From the experiment, it was confirmed that the power consumption can be significantly reduced.

As a rewriting frequency of not more than 30 Hz, 6 Hz was adopted in Figure 9(a) to Figure 9(e); the low rewriting frequency of the present embodiment is not limited to this frequency, and the low rewriting frequency is preferably within a range of from 5 Hz to 30 Hz. As can be seen from the graph of Figure 5(b), the liquid crystal voltage holding ratio  $H_r$  decreases

below the point where the liquid crystal voltage holding ratio (Hr) is 97 % and the driving frequency (Hz) is 1 Hz, further decreases sharply below the point where the liquid crystal voltage holding ratio (Hr) is 92 % and the driving frequency (Hz) is 0.5 Hz. If the liquid crystal voltage holding ratio Hr becomes too small, the potential of the pixel electrodes 27 fluctuates due to leak current of the liquid crystal layer 13 or the TFT 14, and a flicker noise appears. Further, in the time region in 1 to 2 seconds after the writing, a larger fluctuation in OFF resistance value of the TFT 14 does not occur. The flicker noise in the display therefore has a strong dependency on the liquid crystal voltage holding ratio Hr.

In view of the foregoing, it is possible to fully suppress fluctuation in potential of the pixel electrode 27 by setting the rewriting frequency within the range of from 0.5 Hz to 30 Hz. As a result, the power consumption can be reduced to a sufficiently low level, and a flickering of the pixel can be surely prevented. It is more preferable that the rewriting frequency is set within the range below 15 Hz at which the power consumption can be significantly reduced to 1 Hz so that fluctuations in potential of the pixel electrode 27 can be reduced to be extremely small. As

As described, the synchronous clock generating circuit 7 is capable of setting a plurality of rewriting frequencies. Therefore, for example, by setting the rewriting frequency to be not more than 30 Hz when displaying a static image or a moving picture which is not being moved fast so that the power consumption can be reduced, while to or above 30 Hz when displaying a moving picture so that a smooth display can be ensured. Thus, it is possible to set the rewriting frequency suited for the image to be displayed. Further, by setting the plurality of rewriting frequencies to the multiples of the smallest rewriting frequency, such as 15 Hz, 30 Hz, and 60 Hz, in addition to the effect that a common reference synchronous signal can be adopted for all the rewriting frequencies, the effect that supplied data signals can be easily taken out or added is obtained when a rewriting frequency is switched to other requiring frequency. Further, by setting the respective frequencies to be those obtained by multiplying the smallest rewriting frequency (15 Hz in this example) by





Figures 9(a) through 9(e), the rewriting frequency of 6Hz would be two times the refresh frequency, and it is therefore possible to supply the data signal of positive polarity and the data signal of negative polarity once respectively to the same pixel from the previous renewal to the next renewal. It is therefore possible to display the same display content by reversing the polarity of the potential of the pixel electrode 27 by the AC driving, and improved reliability of liquid crystal adopted in the liquid crystal panel 2 can be achieved.

Further, with respect to a change in refresh frequency, by arranging the synchronous clock generating circuit 7 at least to change the smallest rewriting frequency to an integer multiple of not less than 2 of the refresh frequency after being renewed, irrespectively of the renewal of the refresh frequency, it is possible to display the same display content by reversing the polarity of the potential of the pixel electrode 27 by the AC driving in the rewriting frequency after being renewed, and improved reliability of the liquid crystal adopted in the liquid crystal panel 2 can be easily achieved. For example, when the refresh frequency is changed from 3 Hz to 4 Hz, in response to this change, the rewriting frequencies of

2025 RELEASE UNDER E.O. 14176







$C_{LC}$  from the scanning signal line with a supply of the scanning signal to be suppressed to below a level where flicker noise in the display state is perceptible. In the aforementioned formula (2), fluctuations in potential are described, which are to be applied to the pixel electrode 27' via the capacitance (auxiliary capacitance  $C_{CS}$ ) between the auxiliary capacitive electrode pad 27a' and the scanning signal lines 31'. The capacitance between the pixel electrode 27' and the scanning signal line 31' changes with a distance between electrodes, a dielectric constant of the material between the electrodes, and an area of the electrode face. Therefore, assumed the bond capacitance between the pixel electrode 27' and the scanning signal line 31' be  $C_{GP}$ , then fluctuation in potential applied to the pixel electrode 27' in consideration of the bond capacitance  $C_{GP}$  can be derived by the same way as the formula (2).

In the case of the Cs-on-gate structure wherein the bond capacitance  $C_{GP}$  is not contained in the auxiliary capacitance  $C_{CS}$ ,  $\Delta V_p$  is obtained from the formula (2) wherein the numerator of the capacitive ratio is  $C_{CS} + C_{GP}$ , and the denominator is  $C_{CS} + C_{GP} + C_{LC} + C_{GD} + C_{SD}$ , and  $\Delta V_p$  indicates an amount of fluctuation in potential of the pixel electrode 27'. In the case

of the Cs-on-common structure,  $\Delta V_p$  is obtained from the formula (2) wherein the numerator of the capacitive ratio is  $C_{GP}$ , and the denominator is  $C_{CS} + C_{GP} + C_{LC} + C_{GD} + C_{SD}$ , and  $\Delta V_p$  indicates an amount of fluctuation in potential of the pixel electrode. In the case of the structure without the auxiliary capacitance  $C_{CS}$ ,  $\Delta V_p$  is obtained from the formula (2) wherein the numerator of the capacitive ratio is  $C_{GP}$ , and the denominator is  $C_{GP} + C_{LC} + C_{GD} + C_{SD}$ , and  $\Delta V_p$  indicates an amount of fluctuation in potential of the pixel electrode. Therefore, as long as  $\Delta V_p$  is maintained at or below a predetermined value (3V or below in this example), a display state free from flicker noise can be realized.

As described, the structure of the liquid crystal panel 2 are arranged wherein the auxiliary capacitive electrode pads 27a and the auxiliary capacitance lines 33 are formed so as not to generate capacitive bonds with the scanning signal lines 31. This indicates that the capacitance which is a part of the foregoing bond capacitance  $C_{GP}$  is not generated between the auxiliary capacitive electrode pad 27a and the scanning signal lines 31, and auxiliary capacitance lines 33 and the scanning signal lines 31, and  $\Delta V_p$  with respect to scanning is not more than the predetermined value. As described, the structure of the liquid crystal panel 2

is arranged such that the capacitive bonds between the reflective electrodes 27b and the scanning signal lines 31 are very small and ignorable. This indicate that the capacitance which is a part of the foregoing bond capacitance  $C_{GP}$  is not generated between the reflective electrodes 27b and the scanning signal lines 31, and  $\Delta V_p$  with respect to scanning is not more than the predetermined value. With the foregoing structure, it is therefore possible to realize a display without flicker noise in the display of the liquid crystal panel 2.

[SECOND EMBODIMENT]

The following descriptions will discuss still another embodiment of the display device of the present invention in reference to Figure 12 through Figure 19. For ease of explanation, members (structures) having the same functions as those shown in the drawings pertaining to the first embodiment above will be given the same reference symbols, and explanation thereof will be omitted here.

The display device of the present embodiment has the same structure as the liquid crystal display device 1 except that a liquid crystal panel 51 shown in Figures 12 and 13 is adopted as a display element







AC driving is performed with respect to the same pixel. When driving with the rewriting frequency of not more than 30 Hz under the foregoing conditions, in the case where the reflective electrode of each pixel is arranged so as not to face the scanning signal lines for use in driving the pixels in one line above, the electric field having the component in the direction parallel to the pixel electrode surface generate. Moreover, a difference in electric intensity is appeared between the positive polarity and the negative polarity of the data signal. As a result, a disclination due to reverse tilt domain is generated in the edge (end portion) of the pixel electrode, and flicker noise is perceptible, which lowers a display quality.

In view of the foregoing, in the present embodiment, the reflective electrode 54b of each pixel is formed so as to have a portion facing the scanning signal line 31 for driving the pixel in one line above. Accordingly, even in the case where the polarity of the data signal is reversed each time the data signal of the reflective electrode 54b is rewritten, electric field having a component parallel to the reflective electrode surface is not generated between the reflective electrode 54b and the scanning signal line

09856925 32695860

31 of the pixel in one line above (scanning signal line 31 to be connected to the pixel). It is therefore possible to suppress a generation of a disclination due to the reverse tilt domain in the edge of the reflective electrode 54b. In the foregoing example, the structure wherein the reflective electrode 54b is provided so as to face the scanning signal line 31 for use in driving the pixels in one line above is adopted; however, the structure wherein the reflective electrode 54b is provided so as to face the scanning signal line 31 for use in driving the pixels in two lines above may be equally adopted. Namely, the required condition is that the reflective electrode 54b is provided so as to face the scanning signal line 31 for use in driving the pixels, such as the pixels in one line above or below of the line adjacent in a fixed direction along the scanning direction to the line to which the reflective electrode 54b itself is connected. In other words, it may be arranged such that the reflective electrode 54b is provided so as to include at least a portion facing the scanning signal lines 31 to be connected to the pixel adjacent in a fixed direction along the scanning direction to the pixel to which the reflective electrode 54b itself is connected. In the present embodiment, the reflective electrode 54b is arranged so

09853925 052501

as to face the scanning signal line 31; however, the same effect can be achieved without modification when adopting the pixel electrode of a light transmissive type in replace of the reflective electrode 54b of the foregoing arrangement.

The reflective electrode 54b of each pixel is provided so as to have a portion facing the TFT 14 for use in driving the pixel in one line above. With the foregoing arrangement, as illustrated in Figure 12, in the case where the gate electrode 20, which constitutes a part of the scanning signal line 31, is extended to the TFT 14 branched from the main body of the scanning signal line 31, the reflective electrode 54b faces the gate electrode 20. Therefore, between the reflective electrode 54b and the gate electrode 20, an electric field having a component parallel to the reflective electrode surface is not generated, and it is therefore possible to suppress the generation of disclination due to the reverse tilt domain in the edge of the reflective electrode 54b. In the foregoing example, the structure wherein the reflective electrode 54b is provided as to face the TFT 14 for use in driving the pixels in one line above is adopted; however, the structure wherein the reflective electrode 54b is provided so as to face the TFT 14 for use in driving

00550935-053004  
F06350-3265860



achieved without modification when adopting the pixel electrode of the non-transmissive type in replace of the reflective electrode 54b of the foregoing arrangement.

As illustrated in Figure 14, in the present embodiment, among lines effective for the display of the liquid crystal panel 51, as lines at the end of a start point in a fixed direction along the scanning direction, bottom lines are formed, and further under the bottom lines, dummy lines are formed. For the dummy lines, dummy scanning signal lines 56 and the dummy auxiliary capacitance lines 57 are formed so as to be extended in the same direction as the scanning signal lines 31 and the auxiliary capacitance lines 33. The TFTs 58 are provided at intersections between the dummy scanning signal lines 56 and the data signal lines 32, and further provided are the auxiliary capacitive electrode pad 61a connected to each TFT 58 via the drain electrode 25, and a reflective electrode 61b (active element light-shielding layer) connected to the auxiliary capacitive electrode pad 61a via the contact hole 60. The scanning signal line 31 and the TFTs 14 on the last line are provided so as to face the reflective electrodes 61b as selected by the dummy scanning signal line 56. As described, in the liquid

20250326 09:23:04

crystal panel 51, a line of pixels having the same structure as that of the lines of pixels effective for display, wherein the reflective electrodes 61b serving as active element light-shielding layer is used as pixel electrode, is formed further to the outer side from the line at the end of a starting point in the fixed direction along the scanning direction. In other words, the liquid crystal panel 51 includes pixels having the same composition as that of the pixels effective for display, wherein the reflective electrodes 61b serving as active element light-shielding layer is used as pixel electrode, which are formed adjacent to the pixels, at the end of a starting point in the above fixed direction, in an opposite direction to this fixed direction.

According to the foregoing arrangement, the TFTs 14 of the line in the last stage can be shielded by the reflective electrode 61b, and it is therefore possible to prevent a reduction in resistance value of the TFTs 14 in the non-selection period. As a result, even when driving pixels at frequency of not more than 30 Hz, fluctuation in brightness due to charge holding failure can be suppressed, and a display free from flicker noise can be realized. The reflective electrodes 61b are non-transmissive type electrodes which can be AC

03856926.052904



In the above arrangement, the reflective electrodes 61b are provided so as to shield the TFTs 14 of the line in the last stage; however, in the case of placing upside down the liquid crystal panel 51 in Figure 14, "the fixed direction" which determines the direction adjacent to the aforementioned fixed direction is reversed in the up and down direction. Therefore, the TFTs 14 on the top line are shielded in this case. As described, the reflective electrodes 61b

have a function of shielding the TFTs 14 of the line in the end portion on the start point side in the fixed direction, i.e., a function of shielding the TFTS 14 of pixels in the end portion on the start point side in the fixed direction among the pixels effective for display.

Further, the TFTs 58 are arranged so as to transmit data signals to the reflective electrodes 61b through the data signal lines 32 when the TFTs 58 are set in the selective state with a supply of scanning signals from the dummy scanning signal line 56. With this arrangement, the line of pixels in the last stage have the same composition as the lines of pixels in any upper stages than the bottom stage, and it is therefore possible to ensure the repetitive continuity of the structure in the scanning direction of the liquid crystal panel 51. As a result, the pixels of the line in the bottom line and the pixels of the line in any upper stages than the bottom stage are in the same voltage application state, thereby achieving an improved reliability of the liquid crystal material. In the above example, in the line in the bottom stage among the lines effective for display of the liquid crystal panel 51, a dummy scanning signal line 56 is formed in still lower stage than the line in the bottom

0955323-052904

stage. However, in the case of placing the upside down the liquid crystal panel 51 in Figure 14, the dummy scanning signal line 56 is formed in still upper stage than the line in the top stage among the lines effective for display. As described, the dummy scanning signal line 56 is provided on further outside than the line at the end of a starting point in the aforementioned fixed direction.

Above respective TFTs 58 in the dummy line, the reflective film 62 for shielding the TFTs 58 is provided. The reflective film 62 is made of the same material and in the same process as the reflective electrodes 54b and 61b. In this example, the reflective film 62 in the form of one island is provided with respect to one TFT 58; however, the reflective film 62 may be provided as a pattern in the band shape connected in the direction of the dummy scanning signal line 56. Here, the reflective film 62 needs not be electrically insulated from the TFT 58.

Next, the color filter 18 shown in Figure 13 will be explained. The color filter 18 may be provided with the light-shielding layer 65 shown in Figures 15(a) and 15(b). As shown in the perspective plan view of Figure 15(a), the color filter 18 is composed of a plurality of red color filter includes a plurality of lines for

the red color filters 18(R), lines for the green color filter 18(G), and lines for blue color filters 18(B). The respective light-shielding layers 65 are arranged in the same direction as the scanning signal lines 31. Figure 15(b) is a cross section of the portion along a line C-C of Figure 15(a). The light-shielding layers 65 are formed on the glass substrate. The positional relationship between the light-shielding layer 65 and the reflective electrodes 54b are shown in Figure 16. As illustrated in Figure 16, the respective light-shielding layers 65 are provided at positions (see arrow J of Figure 12) facing the edge (end portion) on the side closer to the alignment treatment starting point of the reflective electrode 54b. In an example of Figure 16, each light-shielding layer 65 covers the vicinity of the edge with a thickness of 5  $\mu\text{m}$ , where the reflective electrodes 54b aligned on the same line. Here, the structure of the light-shielding layer 65 is not particularly limited, as long as each light-shielding layer 65 faces at least a part of the aforementioned edge.

By forming the forgoing light-shielding layers 65, if reversing the polarity of the data signal to be supplied to the data signal lines 32 for each scanning period, the disclination line due to reverse tilt

domain generated at the edges of the reflective electrodes 54b can be concealed, thereby realizing a uniform display.

Next, the mechanism of the foregoing effect will be explained. When performing a driving method wherein the polarity of a data signal is reversed for each scanning period, as illustrated in Figure 17, a transverse electric field having components in the scanning direction is generated between the two reflective electrodes 54b adjacent in the scanning direction, which may cause a generation of a disclination line due to a reverse tilt domain at the edges the reflective electrodes 54b on the closer side to the starting point of the alignment treatment. In the case where the disclination line is generated, when driving the liquid crystal panel 51 at a frequency of not less than 30 Hz, the disclination line as generated is maintained without being moved, and thus there would not have much effect of the disclination line on the display; on the other hand, when driving at frequency of not more than 30 Hz, due to the polarity of the voltage of the reflective electrodes 54b, an oblique electric field, generated between the edges of the reflective electrodes 54b and the transparent common electrode 19 in the direction inclined from the normal

100250 9263560

The light-shielding layer 65 may be formed so as to oppose the entire surface of the reflective electrodes 61b of Figure 14. With this arrangement, the display can be prevented from being affected by the reflected light from, which is returned on the display surface of the liquid crystal panel 51, the reflective electrodes 61b irrelevant to the display. As described, the light-shielding layer 65 corresponding to the reflective electrodes 61b of the Figure 14 functions as the shielding layer against reflected light.

In the structure of Figure 13, the interlayer insulating film 53 is set to 3  $\mu\text{m}$  thick, and the interlayer insulating film 53 absorbs the level difference between the TFTs 14 as the ground member and each line. It is therefore possible to make the surface of the interlayer insulating film 53 flat, i.e., the reflective electrode 54b flat. As described, by making the flat state of the surface of the

interlayer insulating film 53 and the reflective electrodes 54b, generation of distortion of the electric field can be prevented. In the case where the surface level difference exists in the reflective electrode 54b, variation in film thickness occurs corresponding to the level difference of the surface when applying the alignment film to the reflective electrodes 54b. In this structure, the polarization of the alignment film appears in the thickness direction; however, when driving a liquid crystal panel at low frequency, the direction of polarization of the alignment film is fixed. As a result, an offset is generated in the voltage to be applied to the liquid crystal by the polarization, and the amount of polarization varies with respect to the variations in film thickness, and then the amount of offset also varies. Namely, the optimal counter voltage varies in each portion within the pixel, and when the liquid crystal molecule responds to the reversing of polarity, a partial switching between the bright state and the dark state occurs, which are perceptible as the variation in the brightness, namely, as flicker noise in some cases.

Here, the relationship between the surface level difference of the electrode and the condition of the

09855350 33535350

generation of flicker noise were examined. Figure 18(a) shows a cross-sectional view of the flicker-noise-evaluation-use cell 71 used in the experiment. The flicker-noise-evaluation-use cell 71 includes a photoresist pattern 73 formed on the upper surface of one of the pair of substrates 72 which are placed opposing one another. On the photoresist pattern 73, formed are the transparent electrode 74 and the alignment film 75 in this order, and on the lower surface of the other glass substrate 72, formed are a flat transparent electrode 74 and the alignment film 75, and the liquid crystal layer 76 interposed between the alignment films 75. The photoresist pattern 73 is formed by applying the positive-type photoresist (OFPR-800 available from Tokyo Applied Chemistry), to the substrate 72 and a level difference is formed by the photolithography. In this process, the revolutions of spin coating varies within the range of from 500 rpm to 3000 rpm, and various level differences within the range of from 1.0  $\mu\text{m}$  to 0.1  $\mu\text{m}$  are obtained. The alignment film 75 was formed by applying PVA by the spin coating method (800 rpm).

In the flicker-noise-evaluation-use cell 71, a voltage was applied between two the transparent electrodes 74 from the signal generating device 77.



The resulting voltage waveform is shown in Figure 18(b). In the case of adopting a flat cell without a level difference, there is no variations in level difference, while in the case of adopting a cell with a level difference, variations in film thickness occur in the alignment film. As a result, variations in polarization occur which in turn causes variations in electric field distribution, and variations in brightness, i.e., flicker noise are perceptible. In the state where a voltage is applied from the signal generating device 77, the level difference and the condition of the generation of the flicker noise were observed, and the results shown in Table 5 were obtained.

106550 325550

Table 5

SURFACE LEVEL DIFFERENCE [ $\mu\text{m}$ ]	RESULT OF OBSERVATION ON FLICKER NOISE WITH EYES
0.1	o
0.2	o
0.3	o
0.4	o
0.5	o
0.6	o
0.7	$\Delta$
0.8	x
0.9	x
1.0	x

o : flicker noise was not perceptible.

$\Delta$  : flicker noise was partially perceptible.

x : flicker noise was perceptible.

As can be seen from Table 5, it was confirmed that when the surface level difference was 0.7  $\mu\text{m}$ , the flicker noise became less obvious, and when the surface level difference was at or below 0.6  $\mu\text{m}$ , no flicker noise was perceptible. It could therefore be seen that the following condition is preferable; for respective reflective electrodes 54b shown in Figure 13, the surface level difference excluding the portion electrically contacting the TFT 14, i.e., the portion

09855925 052904

formed on the contact hole 55, is not more than  $0.6 \mu\text{m}$ . As long as the surface level difference is within the foregoing range, a still more uniform display in which the flicker noise is more suppressed can be realized because of no alignment disorder within the pixel. With respect to the respective reflective electrodes 54b of Figure 13, in practice, the level difference was measured by the phase-shifted interference microscope. As a result, the maximum level difference was  $0.2 \mu\text{m}$ .

In the liquid crystal panel 51, as illustrated in Figure 19, the portion around the edge on the side closer to each alignment process starting points of the reflective electrodes 54b can be formed by the transparent electrode 81. With this arrangement, since the disclination line due to the reverse tilt domain as explained in Figure 17 is generated on the transparent electrodes 81, the effect of the disclination line with respect to the reflected light can be eliminated, thereby a uniform display can be realized.

As illustrated in Figure 20, the liquid crystal panel 51 may be further arranged such that the alignment treatment direction on the side of the glass substrate 12 in which the TFTs 14 are formed may be set almost parallel to the scanning signal lines 31 (the

00853325 106330

As described, according to the liquid crystal display device in accordance with the present embodiment, it is possible to reduce power consumption by driving the liquid crystal panel 51 at a rewriting frequency of 30 Hz or below as in the structure of the aforementioned first embodiment, and in the meantime, by controlling the alignment state, or suppressing the effects of disclination, a uniform display free from flicker noise can be obtained.

The following descriptions will discuss still another embodiment of the display device of the present invention in reference to Figure 21 and Figure 22. For

The display device in accordance with the present embodiment is a liquid crystal display device which serves both as a transmissive mode and a reflective mode wherein the liquid crystal panel 2 in the liquid crystal display device 1 as explained using Figure 3 in the first embodiment is replaced with the liquid crystal panel 1 illustrated in Figure 21 and Figure 22. As illustrated in Figure 21 which is a cross-sectional view of the portion along a line D-D of Figure 22, the liquid crystal panel 91 differs from the liquid crystal panel 91 in that the anti-reflection film 17 and the color filter 18 of the liquid crystal panel 2 are omitted, and the phase difference plate 15 and the polarization plate 16 are formed on the lower surface of the glass substrate 12 in this order. Further, on the bottom surface of the polarization plate 16, a backlight 92 is provided. The auxiliary capacitive electrode pads 94a are formed by the transparent electrodes such as ITO, etc.

Further, in a part of the reflective electrodes

94b formed above the auxiliary capacitive electrode pad 94a, formed is a light transmissive hole 93 which penetrates the interlayer insulating film 26. This light transmissive hole 93 serves as a transmissive region of light from the backlight 92. The reflective region from which light is reflected by the reflective electrodes 94b and the transmissive region are conducted via the contact hole 28 and are in the same potential, and one and it is therefore possible to drive the liquid crystal layer 13. In the case of displaying in the polarization mode using the liquid crystal panel 91, in order to attain the consistency of the phase difference between the reflective region and the transmissive region, it is desirable to set the thickness  $d_T$  of the liquid crystal layer 13 in the transmissive region and the thickness  $d_R$  of the liquid crystal layer 13 in the reflective region so as to satisfy the condition of  $d_T = 2d_R$ .

As illustrated in Figure 22 taken from above the portion below the liquid crystal layer 13 of Figure 21, the auxiliary capacitive electrode pad 94a and the reflective electrode 94b constitute the pixel electrode 94. Each auxiliary capacitive electrode pad 94a is arranged in the wide range surrounding the TFT 13 while arranging the auxiliary capacitive line 33 and the

According to the liquid crystal panel 91 of the foregoing structure, in addition to the effects obtained from the structure of the first embodiment, the liquid crystal panel can serve both as the reflective mode when used under the condition of a plenty of surrounding light and the reflective mode when used under the condition of small amount of surrounding light. The foregoing effects can be achieved also in the case of adopting a semi-transparent reflective plate in the structure of the liquid crystal panel 2 of the first embodiment.

The following descriptions will discuss still another embodiment of the display device of the present invention in reference to Figure 23 through Figure 25. For ease of explanation, members (structures) having the same functions as those shown in the drawings pertaining to first through third embodiments above

The display device in accordance with the present embodiment is an organic EL display device provided with an active matrix type organic EL panel as a display element. The organic EL panel is driven by the scanning signal driven and the data signal driven, which is the same as the liquid crystal display device 1 of Figure 3. Figure 23 shows a partial plan view of the organic EL panel. The organic EL panel includes scanning signal lines 101 to which scanning signals are supplied from the scanning signal driver, and data signal lines 102 to which data signals are supplied, which are formed on the glass substrate in a matrix form as in Figure 1. Figure 23 shows the structure per pixel of the organic EL panel. One pixel corresponds to the region surrounded by the adjoining two scanning signal lines 101 and two data signal lines 102.

In each pixel, a writing-use transistor 111 is provided as an active element in a vicinity of an intersection between the scanning signal line 101 and the data signal line 102, and this writing-use transistor 111 is switched periodically to a selective state with a supply of a scanning signal from the scanning signal line 101. The writing-use transistor



111 is made of TFTs, etc. In Figure 23, the TFT is adopted wherein the gate electrode 111a is connected to the scanning signal line 101. The source electrode 111b of the TFT is connected to the data signal line 102. The drain electrode 111c of the TFT is pulled out, and is connected to the auxiliary capacitive electrode pad 112 serving as an electrode of an auxiliary capacitance  $C_{cs}$  to be described later.

Adjacent to the auxiliary capacitive electrode pad 112, a driving-use transistor 113 of an organic EL element 114 (to be described later) is provided. The driving-use transistor 113 is composed of TFT, etc. In Figure 23, the TFT is adopted wherein the gate electrode 113a is connected to the auxiliary capacitive electrode pad 112. The channel polarity of the TFT differs for each of pixels adjacent in the scanning direction, or in all directions. The high potential electrode on the side of high potential 113b of the channel of the TFT is connected to the power source line 104 for supplying a DC current to the organic EL element 114, and the electrode on the side of constant potential 113c is connected to an anode electrode 114a of an organic EL element 114.

The structure of an organic EL element 114 is shown in Figure 24 which is a cross section of the

portion along a line E-E of Figure 23. The organic EL element 114 is interposed between the glass substrates 115 and 116 which are provided so as to oppose each other. On the glass substrate 115, formed is an anode electrode 114a, and further, an interlayer insulating film 114b with a contact hole 114c is formed on the anode electrode 114a. On the interlayer insulating film 114b, a transparent electrode 114d is formed to be conducted to the anode electrode 114a via the contact hole 114c. On the transparent electrode 114d, formed is a diode type light emitting layer 114e, and further on the light emitting layer 114e, formed is a counter electrode 114f composed of Al, etc. A current conducted through the light emitting layer 114e varies with changes in channel resistance, which are dependent on a voltage applied to the gate electrode 113a of the driving-use transistor 113, and the light emitting layer 114a emits light with an intensity in proportion to the current. As illustrated in Figure 23, in the pixel, formed is an opening 117, and light beam is emitted from the light emitting layer 114e and is reflected from the counter electrode 114f, and radiate through the opening 117.

As illustrated in Figure 23, the organic EL panel further includes an auxiliary capacitance line 105

2025 RELEASE UNDER E.O. 14176

provided per each line of pixels so as to face the auxiliary capacitive electrode pad 112 via an interlayer insulating film such as  $S_iN_x$ . Here, the auxiliary capacitance line 105 is set to the same potential as the counter electrode 114f of the organic EL element 114. The auxiliary capacitive electrode pad 112 and the auxiliary capacitance line 105 for use in forming auxiliary capacitance  $C_{cs}$  with respect to the gate capacitance of the driving-use transistor 113. The auxiliary capacitance lines 105 are formed parallel to the scanning signal lines 101 on the glass substrate 115 in other portion than the areas where the scanning signal lines 101 are formed, so as not to generate a capacitive bond between the auxiliary capacitance lines 105 and the scanning signal lines 101, and the auxiliary capacitive electrode pad 112 and the scanning signal lines 101. However, the present invention is not limited to the foregoing structure as long as the auxiliary capacitive electrode pads 112 and the auxiliary capacitance lines 105 are provided so as not to generate capacitive bonds with the scanning signal lines 101.

An equivalent circuit per pixel of the foregoing structure is illustrated in Figure 25. When the writing-use transistor 111 is set to the ON state

09350230 32545360

According to the potential of the gate electrode 113a of the driving-use transistor 113, the channel resistance of the driving-use transistor 113 are controlled, and current according to the channel resistance is conducted in the organic EL element 14, thereby displaying on a screen with an emitted light. The light emitting state continues while charges in the gate capacitance of the driving-use transistor 113 are maintained to the next period.

In the foregoing structure, the auxiliary capacitance  $C_{cs}$  is formed at such position where the auxiliary capacitive electrode pad 112 and the auxiliary capacitance line 105 are provided so as not

to generate a capacitive bond with the scanning signal lines 101. Therefore, even when rewriting the charge of the gate capacitance by the frequency setting means such as the synchronous clock generating circuit 7 adopted in each of the embodiments above, i.e., rewriting the screen of the organic EL display panel at a rewriting frequency of 30 Hz or below, fluctuations in potential of the gate electrode 113a due to fluctuations in potential of the scanning signal line such as the scanning signal line 101 in one line above do not occur. Namely, fluctuations in channel resistance of the driving-use transistor 113 do not occur till the next selection period, and it is therefore possible to ensure a stable light emitting state. This means that the organic EL display panel is arranged so as to suppress fluctuations in voltage, which are due to noise to be added to the voltage of the gate capacitance of the driving-use transistor 113 from the scanning signal lines 101 with the supply of the scanning signal, to below a level at which flicker noise in the display state is perceptible.

Therefore, in the state where a sufficient reduction in the power consumption of the scanning signal driver and the power consumption of the data signal driver can be achieved, a stable and quality

display free from flicker noise can be realized. As a result, it is possible to achieve reduction in power consumption while ensuring desirable display quality.

As described, the display device of the present invention is provided with a display element of an active matrix type which includes scanning signal lines for supplying thereto scanning signals from a scanning signal driver, data signal lines for supplying thereto data signals from a data signal driver with an AC driving, pixels connected to the scanning signal lines and the data signal lines wherein a charge which determines a display state as a switching element is periodically set in the selection state is written in a predetermined electric capacitance via the active element based on the scanning signal and the data signal, wherein in each of the pixels, an auxiliary capacitance with respect to the electric capacitance is provided at position where the capacitive bond is not generated between the electrode of the auxiliary capacitance and the scanning signal line, and further provided is frequency setting means which is capable of setting the rewriting frequency which determines the rewriting frequency to be set to be not more than 30 Hz.

According to the foregoing arrangement, an

With the low frequency driving of not more than 30 Hz, the frequency of the scanning signal can be reduced, and it is therefore possible to fully suppress the power consumption of the scanning signal driver, and similarly, the frequency for reversing the polarity of the data signal can be reduced, and it is therefore possible to fully suppress the power consumption of the data signal driver. Additionally, fluctuation in potential of the electrode of the electric capacitance in which a charge which determines the display state is

written can be prevented, thereby realizing a stable and quality display without flicker noise.

As a result, it is possible to provide a display device having an active element which realizes a reduction in power consumption while ensuring a desirable display quality.

The display device of the present invention provided with a display element of an active matrix type which includes a scanning signal line to which a scanning signal is supplied from a scanning signal driver, a data signal line to which a data signal is supplied from a data signal driver with an AC driving, a pixel connected to the scanning signal line and the data signal line wherein a charge which determines a display state as an active element is periodically set in the selection state is written in a predetermined electric capacitance via the active element based on the scanning signal and the data signal, wherein the display element is arranged so as to suppress fluctuations in voltage due to a noise added to a voltage of the electric capacitance from the scanning signal line with a supply of the scanning signal can be suppressed to below a level at which flicker noise is perceptible in the display state, and further provided is frequency setting means which is capable of setting

0055025-032901



the rewriting frequency which determines the rewriting frequency of the charge to be not more than 30 Hz.

According to the foregoing structure, even if noise from scanning signal line is added to a voltage of a predetermined electric capacitance, to which charge which determines a display state is written, fluctuations in voltage of the electric capacitance due to noise can be suppressed to below a level at which flicker noise is perceptible in the display. In this state, by setting the charge of the electric capacitance, i.e., the screen of the display element to be rewritten with a rewriting frequency of at or below 30 Hz, the display state of pixels can be stabilized, and a stable and quality display without flicker noise can be realized. Furthermore, by driving a liquid crystal panel at a low frequency of not more than 30 Hz, the frequency of the scanning signal is reduced, and it is therefore possible to fully suppress the power consumption of the scanning signal driver, similarly, the frequency for reversing the polarity of the data signal is reduced, and it is therefore possible to fully suppress the power consumption of the data signal driver.

As a result, a display device having an active element which permits a reduction in power consumption

In the display device of the present invention, the above rewriting frequency may be set within a range of from 0.5 Hz and 30 Hz.

In the display device of the present invention, the above rewriting frequency may be set within a range of from 1 Hz to 15 Hz.

According to the foregoing structure, a significant reduction in power consumption can be realized by setting the rewriting frequency to be not more than 15 Hz, and fluctuations in potential of the electrode of the electric capacitance can be significantly reduced by setting the lower limit of the rewriting frequency to 1 Hz. As a result, it is possible to significantly reduce required power



According to the foregoing structure, respective

rewriting frequencies may be set to integer powers of the number 2 of the smallest rewriting frequency, it is possible to generate respective rewriting frequency using a dividing circuit of a simple structure which divides the frequency by integer power of the number 2.

The display device of the present invention may be arranged such that among the rewriting frequencies, the smallest one is a multiple of an integer of not less than 2 of the refresh frequency which determines the cycle of updating the display content of the display element.

According to the display device of the present invention, the smallest rewriting frequency is set to a multiple of an integer of not less than 2 of the refresh frequency, and by adopting the frequency set in the forgoing manner, with respect to the same display content of the display element, the number of selecting each pixel is in the number of an integer of not less than 2. Therefore, with respect to the same display content, it is possible to reverse the polarity of the potential of the electrode of the electric capacitance by AC driving. Particularly, when adopting the liquid crystal display element as a display element, it is possible to achieve a still improved reliability of a liquid crystal adopted in the liquid crystal display

00856935 053001

**THE** **WORLD'S** **GREATEST** **BOOKS** **AND** **PAPERS**

[illegible][illegible][illegible]

**Q**uestions are asked about the following:

[illegible]

**Q**uestions are asked about the following:

[illegible]

**Q**uestions are asked about the following:

[illegible]

holding ratio after the non-selection period of T at the rewriting frequency, V is a potential difference between the pixel electrode and the counter electrode directly after writing, and R is a resistance value when the active element is not selected.

According to the above arrangement, the liquid crystal display element is adopted as the display element, and a voltage of a pixel as applied in the selection period, i.e., a voltage of an electric capacitance formed by interposing the liquid crystal between the pixel electrode and the counter electrode, can be held at a voltage holding ratio of not less than 90 percent throughout the non-selection period, and fluctuations in potential of the pixel electrode hardly occur. As a result, it is possible to obtain a stable and quality display without flicker noise.

The display device of the present invention may be arranged such that the display element is a liquid crystal display element including an electric capacitance formed by interposing a liquid crystal between the pixel electrode and the counter electrode, and the pixel electrode includes a portion facing a scanning signal line of a pixel connected to a line adjacent in a fixed direction along a scanning direction to a line to which a pixel of the pixel



electrode is connected.

According to the foregoing structure, the liquid crystal display element is adopted as the display element, and the pixel electrode includes a portion facing a scanning signal line of a pixel connected to a line adjacent in a fixed direction along a scanning direction to a line to which a pixel of the pixel electrode is connected. For example, assumed that the scanning direction is an up-and-down direction of the liquid crystal display element, then, the pixel electrode includes a portion facing the scanning signal line of one line above or below the line to which the pixel of the pixel electrode is connected. With this arrangement, in the case of reversing the polarity of a data signal when rewriting a charge of the electric capacitance, it is therefore possible to prevent a generation of an electric field having a component parallel to a pixel electrode surface between the pixel electrode and the scanning signal line of the pixel of the line adjacent to the fixed direction. As a result, it is possible to suppress the generation of disclination due to a reverse tilt domain at the edges (end portion) of the pixel electrodes.

The display device of the present invention may be arranged such that the display element is a liquid

According to the foregoing structure, the liquid crystal display element is adopted as the display element, and the pixel electrode of non-transmissive type includes a portion facing an active element of a pixel connected to a line adjacent in a fixed direction to a line to which a pixel of the pixel electrode is connected. For example, assumed that the scanning direction is an up-and-down direction of the liquid crystal display element, then, the pixel electrode includes a portion facing the line one line above or below the line to which the pixel of the pixel electrode is connected. With this arrangement, the active element can be shielded from light by the pixel electrode. As a result, winding of light into the active element can be reduced, and a reduction in resistance value of the active element in the non-selection period can be prevented. Therefore, even

when driving the pixel at rewriting frequency of not more than 30 Hz, fluctuations in brightness due to charge holding failure can be suppressed, thereby realizing a display free from flicker noise.

The display device of the present invention may be arranged such that the foregoing liquid crystal display element includes an active element light-shielding layer for shielding an active element of a line at the end portion of a starting point in the fixed direction of all the lines effective for display.

According to the foregoing arrangement, the active element of the line at the end portion of a starting point in the fixed direction, i.e., the line in the top stage or the bottom stage, when assumed that the scanning direction is an up-and-down direction of the liquid crystal display element can be shielded by the active element light-shielding element. Therefore, even when driving the pixel at rewriting frequency of not more than 30 Hz, fluctuations in brightness due to the charge holding failure can be suppressed, and a display which is more free from flicker noise can be obtained.

The display device of the present invention may be arranged so as to include an anti-reflected light-shielding layer which prevent a reflected light from

0955325360

the active element light-shielding layer being returned onto a display surface of the liquid crystal display element.

According to the foregoing structure, the light reflected from the active element light-shielding layer can be prevented from being returned onto the display surface of the liquid crystal display element, no effect on the display of the foregoing structure of shielding the active element can be obtained.

The foregoing display device of the present invention may be arranged such that the active element light-shielding layer is an electrode provided in such a manner that a liquid crystal is interposed between the active element light-shielding layer and the counter electrode, and an AC voltage is applied between the active element light-shielding layer and the counter electrode.

According to the above arrangement, liquid crystal between the active element light-shielding layer and the counter electrode is AC driven, and an improved reliability of the liquid crystal material can be achieved.

The display device of the present invention may be arranged such that the liquid crystal display element includes a line of a pixel having the structure of the

2025-05-29 09:22:50

pixel adopting the active element light-shielding layer as the pixel electrode further outside from the line at the end of a starting point in the fixed direction.

According to the foregoing arrangement, the pixel of the line at an end portion on the starting point side in the predetermined direction in the region effective for the display, for example, the pixel of the line effective for the display in the top stage or the bottom stage when assuming that the scanning direction is an up-and-down direction of the liquid crystal display, has the same structure as the pixels of other lines effective for the display, it is therefore possible to maintain the repetitive continuity of the structure in the scanning direction of the liquid crystal display element. Therefore, a voltage application state becomes equivalent between pixels of a line effective for display at the end of a starting point in a fixed direction along the scanning direction, and pixels of other lines effective for display, thereby achieving an improved reliability of a liquid crystal material.

The display device of the present invention may be arranged such that the display element is a liquid crystal display element including an electric capacitance formed by interposing a liquid crystal

According to the foregoing arrangement, the display element is a liquid crystal display element, and the edge of the pixel electrode is covered with a light-shielding film, and when the liquid crystal display device is AC driven with a rewriting frequency of 30 Hz, a disclination due to a reverse tilt domain generated at the edge of the pixel electrode can be hidden, thereby achieving a uniform display.

According to the arrangement, the display element

The display device of the present invention may be arranged such that the display element is a liquid crystal display element including an electric capacitance formed by interposing a liquid crystal between the pixel electrode and the counter electrode, and a transparent electrode is formed around a portion in a vicinity of the edges (end portion) of the pixel electrodes on the side closer to a starting point of the alignment process.

According to the foregoing arrangement, the display element is a liquid crystal display element, and when the liquid crystal display element is AC driven with a rewriting frequency of not more than 30 Hz, a disclination due to a reverse tilt domain generated at the edge of the pixel electrode appears on a transparent electrode. It is therefore possible to eliminate the effect of the disclination line with respect to a reflected light, thereby realizing a uniform display.

The display device of the present invention may be arranged such that the display element is a liquid crystal display element including an electric capacitance formed by interposing a liquid crystal between the pixel electrode and the counter electrode, wherein an alignment treatment direction on the side of a substrate whereon the active element is provided is almost parallel to the above scanning signal line.

According to the foregoing structure, the display element is a liquid crystal display element, and the alignment direction of a liquid crystal molecule on the side of a substrate where the active element is provided is within a plane vertical to the electric field in the scanning direction generated between the adjacent pixel electrodes. In the case of AC driving the liquid crystal display element at a rewriting frequency of not more than 30 Hz, the disclination of the electric field with respect to the liquid crystal molecule becomes symmetrical. Therefore, the generation of disclination line due to reverse tilt domain is suppressed and a uniform display can be achieved.

The display device of the present invention may be arranged so as to include a reflective member for reflective-type display using surrounding light.

0955035 1055035



The display device of the present invention may be arranged such that the reflective member is at least a part of the pixel electrode.

According to the foregoing structure, the reflective member is at least a part of the pixel electrode, namely, at least part of the pixel electrode is a reflective electrode of the reflective-type liquid crystal display device. It is therefore no need to separately provide the reflective member, and an overall number of components which constitute the device can be reduced.

The display device of the present invention may be arranged such that a light transmissive hole is formed in the reflective member, or the reflective member is semi-transparent.

According to the foregoing structure, by adopting a liquid crystal display device applicable to both transmissive-type and reflective-type, the display device can be used selectively to be suited for the surrounding condition in the reflective mode when used

under the condition of a plenty of surrounding light or the transmissive mode when used under the condition of small amount of surrounding light.

According to the electronic device of the present invention adopting the foregoing display device, which permits a reduction in power consumption while maintaining a desirable display quality. It is therefore possible to drive the foregoing electronic devices using battery for a long period of time with ease.

[FIFTH EMBODIMENT]

The following descriptions will discuss still another embodiment of the present invention in reference to Figure 28 through Figure 45. The below-explained structure of the present embodiment is applicable to the structures of the above-explained embodiments.

In the present embodiment, a method of driving a liquid crystal device of the present invention, the display device adopting the same and an electronic device will be explained.

Figure 29 shows a block diagram of a system of a liquid crystal display device 201 (display device) in accordance with the present embodiment. The liquid

2025 RELEASE UNDER E.O. 14176

crystal display device 201 includes a liquid crystal panel 202, a gate driver 203, a source driver 204, a control IC 205 and an image memory 206. The liquid crystal panel 202 is provided with a screen which includes pixels arranged in a matrix form, a plurality of scanning signal lines for selectively scanning lines on the screen sequentially, and a plurality of data signal lines for supplying data signals to pixels connected to a line as selected. The scanning signal lines and the data signal lines are arranged so as to cross at right angles. The gate driver 203 is a scanning signal line driver, and applies respective voltages according to a selection period and a non-selection period to each scanning signal line of the liquid crystal panel 202. The source driver 204 is a data signal line driver, and outputs a data signal to each data signal line of the liquid crystal panel 202 and supplies image data to respective pixels on the scanning signal line as selected.

The control IC 205 receives image data as stored in the image memory 206 such as in a computer, etc., and supplies a gate start pulse signal GSP and a gate clock signal GCK to the gate driver 203, and in the meantime supplies gradation data of RGB, a source start pulse signal SSP, a source latch strobe signal SLS, and

00553333-00553333

a source clock signal SCK to the source driver 204. These signals are all in synchronous with one another which generally satisfy the condition of:

$$fGSP < fGCK = fSSP < fSCK,$$

wherein f indicative of frequency is added to each signal. In the case of the so-called pseudo double speed driving, the condition of  $fGCK > fSSP$  is held.

The image data as stored in the image memory 206 as the image data storage means is the base data of a data signal. The control IC 205 to be described later has a function as control means for executing the drive method of a display device in accordance with the present embodiment.

The gate driver 203 starts a scanning of a liquid crystal panel 202 in response to the gate start pulse signal GSP as received from the control IC 205, and sequentially applies voltage to each scanning signal line according to the gate clock signal GCK. The source driver 204 stores the gradation data of each pixel as received in the resistor according to a source clock signal SCK based on the source start pulse signal SSP as received from the control IC 205, and writes the gradation data in each data signal line of the liquid crystal panel 202 according to the next source latch strobe signal SLS.

The control IC 205 includes a GSP conversion circuit 207 for setting a pulse interval of the gate start pulse signal GSP. The pulse interval of the gate start pulse signal GSP is about 16.7 msec for the normal frame frequency, i.e., 60 Hz. The GSP conversion circuit 207, for example, enables this pulse interval of the gate start pulse signal GSP to 167 msec. If the scanning period T1 of one screen is maintained at normal state, about 9/10 of the pulse interval is occupied by the period of the non-scanning state. As described, in the GSP conversion circuit 207, the non-scanning period after the end of a scanning period T1 till a point the gate start pulse signal GSP is re-entered into the gate driver 203 can be set longer than the scanning period T1. The foregoing non-scanning period longer than the scanning period T1 is referred to a quiescent period T2.

Figure 28 show respective waveforms of scanning signals to be supplied to scanning signal lines  $G_1$  to  $G_n$  when the quiescent period T2 is set for the non-scanning period. In Figure 28, when  $n = 4$ , compared to the waveform of a scanning signal in the conventional structure illustrated in Figure 44, the quiescent period T2 which is longer than the scanning period T1 is set as the non-scanning period in replace

of the vertical fly-back period, and as can be seen, a longer vertical cycle indicative of the frame or field can be achieved.

When the quiescent period T2 is set for the non-scanning period in the GSP conversion circuit 207, one vertical period is equivalent to a sum of the scanning period T1 and the quiescent period T2. For example, when the scanning period T1 is set to the period corresponding to 60 Hz generally adopted, the quiescent period T2 is longer than the scanning period T1, and the vertical frequency therefore becomes lower than 30 Hz. The scanning period T1 and the non-scanning period can be suitably adjusted according to the type of images to be displayed such as a static image or a moving picture (motion thereof) to be displayed. In the GSP conversion circuit 207, a plurality of non-scanning period can be adopted according to the content of image. Then, at least one non-scanning period is equivalent to the quiescent period T2. In Figure 29, the GSP conversion circuit 207 alters the setting of the non-scanning period according to the non-scanning period setting signals M1 and M2 to be input from the exterior. The number of the non-scanning period setting signals is not particularly limited, and for example, when adopting

0855925-052904

logic signals of the above two kinds for the non-scanning period setting signals M1 and M2, non-scanning periods of four different types can be set.

By setting the foregoing quiescent period T2, the number of times of rewriting a screen can be reduced, i.e., the supply frequency of a data signal to be outputted from the source driver 204 can be reduced, thereby reducing power required for charging pixels. Therefore, in the case of adopting an active matrix liquid crystal display device as the liquid crystal display device 201, which can ensure basic display characteristics, such as brightness, contrast, response speed, gradation, etc., by setting the quiescent period T2 as the non-scanning period, the power consumption of the data signal line driver which increases in proportion to the supply frequency of the data signal can be reduced to a sufficiently low level with ease without lowering display quality.

In view of the foregoing, when displaying a static image, or a moving picture which is not being moved fast, a long quiescent period T2 is set for the non-scanning period. On the other hand, when displaying moving pictures which are being moved aggressively, for the non-scanning period, a short quiescent period T2 or

In the method of the present invention, it is preferable that the non-scanning periods satisfy the following condition:

$$(T1 + T02) = (T1 + T01) \times N \text{ (N is an integer not}$$



less than 2)

... (3).

In the equation (3), T01 is the shortest non-scanning period and T02 is an arbitrary non-scanning period among all the non-scanning periods. Namely, it is preferable that a frame period using a plurality of respective non-scanning period is set to an integer multiple of a frame period using the shortest non-scanning period T01. For example, when driving at normal frequency (60 Hz), T1 is set to not more than 16.7 msec. A desirable display can be realized by setting T01 to be a vertical fly-back period, and T01 to satisfy the above equation (3), and by performing a sampling one every some integer times with respect to data signals on the screen transferred at frequency 60 Hz. As a result, a common reference sync signal can be used among non-scanning periods, and a low frequency driving can be realized merely by adding a simple circuit, and in the mean time an amount of additionally required power consumption can be reduced.

The respective non-scanning periods may be set by inputting a plurality of non-scanning period setting signals to the GSP conversion circuit 207, or set using a switch, for adjusting/selecting respective non-scanning periods, provided in the GSP conversion

0955925-032001  
10550-325360

circuit 207. Needless to mention, these switches for adjusting the rewriting frequency and for selecting the rewriting frequency may be provided on the outer surface of the cabinet of the liquid crystal display device 201 to help user setting. For this GSP conversion circuit 207, it is only required to have a function of altering a non-scanning period according to an instruction externally given. In the structure illustrated in Figure 29, the GSP conversion circuit 207 is integrated in the control IC 205; however, the GSP conversion circuit 207 of the present invention is not limited to the foregoing structure, and it may be, for example, provided independently of the control IC 205.

Next, the method of further reducing power consumption when setting the quiescent period T2 will be explained.

The gate drivers 203 and the source drivers 204 respectively store therein logic circuits and transistors. These logic circuits consume power when driving respective transistors. The power consumption of these logic circuits are therefore in proportion to the number of times using respective transistors, and in proportion to clock frequencies. In the quiescent period T2, all the scanning signal lines are set in the

non-scanning state, and therefore by not inputting other signals than gate start pulse signals GSP such as a gate clock signal GCK, a source start pulse SSP, a source clock signal SCK, etc., to the gate driver 203 and the source driver 204, the need of driving the logic circuits stored in the gate driver 203 and the source driver 204 can be eliminated, thereby reducing required power consumption.

When adopting a digital driver for the source driver 204 which deals with digital data signals, analog circuits such as a gradation generating circuit 208 and a buffer 209 in which a stationary current flows are provided in the source driver 204 as illustrated in Figure 30, and based on a gradation signal as received from the control IC 205, a gradation voltage is selected from the power source voltage  $V_{DD}$  by the resistance dividing method using a voltage-dividing resistor 208a and a switching element 208b. Thereafter, a current is amplified by the buffer 209, and is output to each data signal line. On the other hand, when adopting an analog driver in the case of adopting an analog driver as the source driver 204, which deals with analog data signals, analog circuits of a sampling hold circuit and a buffer are provided in the source driver 204. Further, an analog circuit may

be provided in the control IC 205.

The power consumption of the analog circuit is not dependent on the driving frequency, and therefore the power consumption cannot be reduced merely by stopping the operations of the logic circuits provided in the gate driver 203 and the source driver 204. In response, it is arranged so as to stop the foregoing analog circuits in the quiescent period T2, and to separate these analog circuits from the power source. As a result, a required power consumption of the analog circuits can be reduced, and an overall power consumption of the entire liquid crystal display device 201 can be further reduced. When adopting an active matrix liquid crystal display device as the liquid crystal display device 201, a non-selective voltage is applied to pixels from the gate driver 203 in the quiescent period T2, it may be arranged so as to stop operations of analog circuits which are not related to at least the gate driver 203, i.e., the display in the quiescent period T2. Here, by arranging so as to stop at least the operations of analog circuits in the source driver 204 which consume power most, an overall power consumption of the liquid crystal display device 201 can be reduced efficiently.

Furthermore, in the quiescent period T2, data are

not written in pixels. Therefore, by stopping the transfer of the image data from the image memory 206 in the quiescent period T2, the power consumption for transferring the image data in the quiescent period T2 can be reduced. The transfer of the image data can be stopped by sending a command for stopping an operation of transferring the image data from the control IC 205 to the image memory 206 based on, for example, the above-mentioned non-scanning period setting signals M1 and M2. As a result, it is possible to further reduce an overall power consumption of the liquid crystal display device 201 by controlling the stopping operation of transfer with ease.

The liquid crystal display device 201 may be provided with image data supply means for supplying image data from the exterior to the liquid crystal display device 201. In this case, the image memory 206 may or may not be provided inside the liquid crystal display device 201. Under these conditions, it is possible to control the liquid crystal display device 201 so as to terminate the operation of receiving the image data as supplied from the image data supply means in the quiescent period T2. For example, based on the non-scanning period setting signals M1 and M2, the input section of the control IC 205 is set to

0955925 052904

Next, a method which achieves a high display quality in which flicker noise on the screen can be suppressed to a sufficient level with setting the quiescent period  $T_2$  will be explained.

First, the source driver 204 is set to high-impedance state, for example, by separating the entire data signal line from the source driver 204 in the quiescent period T2. By doing so, the potential of each data signal line can be maintained constant in the quiescent period T2. As a result, fluctuations in data holding state in each pixel due to fluctuations in potential of the data signal lines such as fluctuations in potential of pixel electrodes due to capacitive bond between the data signal line and the pixel electrode,

which possibly occur in the case where the liquid crystal display device 201 includes pixel electrodes to be connected to the data signal line, whereby flicker noise can be suppressed to a sufficient level. As a result, power consumption can be suppressed to a sufficient level, and flicker noise can also be suppressed to a sufficient level, thereby realizing high quality display.

As described, when terminating an operation of an analog circuit inside the buffer 209 of the source driver 204 for suppressing power consumption, the buffer 209 is at a ground potential. Then, the data signal line connected to the buffer 209 also becomes at a ground potential, and in the case where the liquid crystal display device 201 includes pixel electrodes to be connected to the data signal line, fluctuations in potential of the pixel electrodes occur due to capacitive bond. Here, after setting all the data signal line at high impedance state, an operation of analog circuits irrelevant to the display of the quiescent period T2 is stopped, as a result, fluctuations in data holding state of pixels can be suppressed while reducing power consumption of the analog circuit, thereby achieving high quality display from which flicker noise is further suppressed.

2025 RELEASE UNDER E.O. 14176

It is more preferable that all the data signal lines be set in high impedance state after setting them to have potential at which fluctuation in data holding state of all the pixels are almost minimized on average. For example, in the case where the liquid crystal display device 201 includes pixel electrodes connected to data signal lines, the counter electrode and liquid crystal interposed between the pixel electrodes and the counter electrode, preferably all the data signal lines be set to potential at the center of the amplitude of AC voltage when applying AC voltage to the counter electrode, and to the same potential as the counter electrode when the DC voltage is applied to the counter electrode. In this case, even if the pixel electrodes having potential of positive polarity and pixel electrodes having potential of negative polarity exist at the same time, fluctuations in charge holding state of all the pixels due to capacitive bond between the data signal line and the pixel electrode, i.e., fluctuations in data holding state can be almost minimized on average. As a result, even when the data holding state of pixels changes per line, overall fluctuations in data holding state on the screen can be almost minimized, thereby realizing a high quality display in which flicker noise is further suppressed.

0955925-052901



Next, a concrete example of the liquid crystal panel 202 of the liquid crystal display device 201 will be explained.

Figure 31 illustrates a cross-sectional view of the liquid crystal panel 202. The figure 31 is a cross-sectional view of the portion along a line A-A of Figure 32 (to be described later). The liquid crystal panel 202 is a reflective-type active matrix liquid crystal panel. The liquid crystal panel 202 includes as a basic structure two glass substrates 211 and 212 having a liquid crystal layer 213 such as nematic liquid crystal sandwiched in between, and TFTs 214 as active elements formed on the glass substrate 212. In the present embodiments, TFTs are adopted as the active elements. However, the active elements of the present invention are not limited to TFTs, and MIMs (Metal Insulator Metals) or FETs other than TFTs may be adopted. On the upper surface of the glass substrate 211, laminated are a phase-difference plate 215 for use in controlling the state of incident light, a polarizing plate 216, and an anti-reflection film 217 in this order. On the lower surface of the glass substrate 211, formed are RGB color filters 218 and transparent common electrodes 219 as counter electrodes in this order. With this color filters 218, a color

0955925 082901

display can be realized.

In each TFT 214, a part of a scanning signal line formed on the glass substrate 212 is used as a gate electrode 220, and a gate insulating film 221 is formed so as to cover the gate electrode 220. Further, an i-type amorphous silicon layer 222 is formed facing the gate electrode 220 via the gate insulating film 221 sandwiched in between. On the i-type amorphous silicon layer 222, two n<sup>+</sup>-type amorphous silicon layers 223 are formed so as to sandwich a channel region of the i-type amorphous silicon layer 222. On the upper surface of one of the n<sup>+</sup>-type amorphous silicon layers 223, formed is a data electrode 224 which constitutes a part of the data signal line, and on the upper surface of the other n<sup>+</sup>-type amorphous silicon layer 223, formed is a drain electrode 225 extending from the upper surface of the other n<sup>+</sup>-type amorphous silicon layer 223 to the entire upper surface of a flat portion of the gate insulating film 221. As illustrated in Figure 32 (to be described later), one end of the drain electrode 225 opposite the extension start position is connected to a rectangular auxiliary capacitive electrode pad 227a facing the auxiliary capacitance line 233. On the upper surfaces of the TFTs 214, formed are interlayer insulating films 226, and further reflective electrodes 227b are formed

on the upper surface of the interlayer insulating film 226. The reflective electrodes 227b are reflective members for use in performing reflective display using surrounding light. For controlling the direction of reflected light by the reflective electrodes 227b, fine protrusions and recessions are formed on the surface of the inter-layer insulating film 226.

Further, each reflective electrode 227b is conducted to the drain electrode 225 via a contact hole 228 formed in the inter-layer insulating film 226. Namely, the voltage to be controlled by the TFT 214 as applied from the data electrode 224 is applied to the reflective electrode 227b from the drain electrode 225 via the contract hole 228, and the liquid crystal layer 213 is driven by a voltage reflective electrode 227b and the transparent common electrode 219. Namely, the auxiliary capacitive electrode pad 227a and the reflective electrode 227b is conducted, and liquid crystal is interposed between the reflective electrode 227b and the transparent common electrode 219. As described, the auxiliary capacitive electrode pad 227a and the reflective electrode 227b constitute the pixel electrode 227. In the case of transmissive-type liquid crystal display device, a transparent electrode provided corresponding to each electrode serves as a

pixel electrode.

As illustrated in Figure 32 taken from above the portion below the liquid crystal layer 213 of Figure 31, the liquid crystal panel 202 includes scanning signal lines 231 for supplying scanning signals to the gate electrodes 220 of the TFTs 214 and data signal lines 232 for supplying data signals to the data electrodes 224 of the TFTs 214. These scanning signal lines 231 and the data signal lines 232 are arranged in a matrix form on the glass substrate 212. Between the auxiliary capacitive electrode pads 227a, formed are auxiliary capacitance lines 233 serving as auxiliary capacitive electrodes for use in forming auxiliary capacitances of pixels. Parts of the auxiliary capacitance lines 233 are formed parallel to the scanning signal lines 231 on the glass substrate 212 in other portion than the areas where the scanning signal lines 231 are formed, so as to make pairs with auxiliary capacitive electrode pads 227a sandwiching the gate insulating film 221 in between. The present invention, however, is not limited to the foregoing structure as long as the auxiliary capacitance lines 233 are formed so as not to be overlapped with the scanning signal lines 231. In Figure 32, the part of the reflective electrodes 227b is omitted so as to

10553 325330

clarify the positional relationship between the auxiliary capacitive electrode pads 227a and the auxiliary capacitance lines 233. The protrusions and recessions formed on the surface of the inter-layer insulating film 226 in Figure 31 are also omitted from Figure 32.

An equivalent circuit per pixel of the liquid crystal panel 202 of the foregoing structure is illustrated in Figures 33(a) and 33(b). The equivalent circuit illustrated in Figure 33(a) includes a liquid crystal capacitance  $C_{LC}$ , formed by interposing the liquid crystal layer 213 between the transparent common electrode 219 and the reflective electrode 227b, and an auxiliary capacitance  $C_{CS}$ , formed by sandwiching the gate insulating film 221 between the auxiliary capacitive electrode pad 227a and the auxiliary capacitance line 233, which are connected to the TFTs 214, wherein a transparent common electrode 219 and an auxiliary capacitance line 233 are set to constant DC potentials. In an equivalent circuit illustrated in Figure 33(b), an AC voltage  $V_a$  is applied to the transparent common electrode 219 of the liquid crystal capacitance  $C_{LC}$  via a buffer, and an AC voltage  $V_b$  is applied to the auxiliary capacitance line 233 of the auxiliary capacitance  $C_{CS}$ . The AC voltage  $V_a$  and the AC

voltage  $V_b$  have equivalent voltage amplitudes, and are in the same phases. The AC voltage  $V_a$  and the AC voltage  $V_b$  have equivalent voltage amplitudes, and have the same phases. Therefore, in this case, the potential of the transparent common electrode 219 and the potential of the auxiliary capacitance line 233 respectively oscillate in the same phase. As illustrated in Figure 33(a), in the structure wherein the liquid crystal capacitance  $C_{LC}$  and the auxiliary capacitance  $C_{CS}$  are connected in parallel, in replace of a constant DC potential, a common AC voltage may be applied via the buffer.

The method of driving a display device in accordance with the present embodiment in which the quiescent period  $T_2$  is set will be explained with respect to the liquid crystal panel 202 of the foregoing structure.

In the equivalent circuits of Figures 33(a) and 33(b), a selective voltage is applied to the scanning signal line 231 to set ON the TFTs 214, and data signals are applied to the liquid crystal capacitance  $C_{LC}$  and the auxiliary capacitance  $C_{CS}$  through the data signal line 232. Next, the non-selective voltage is applied to the scanning signal line 231 to set OFF the TFTs 214, thereby holding charges written in the liquid



transparent common electrode 219 in the scanning period T1 as illustrated in Figure 33(a), the transparent common electrode 219 in the quiescent period T2 is set to the same potential as the transparent common electrode 219 of the scanning period T1. In the case where the AC voltage is applied to the transparent common electrode 219 in the scanning period T1 as illustrated in Figure 33(b), the transparent common electrode 219 in the quiescent period T2 is set to the potential at the center of the amplitude of the AC voltage. As described, by setting the potential of the transparent common electrode 219 in the quiescent period T2 to the foregoing potential, fluctuation in potential of the pixel electrodes 227 due to capacitive bond between each pixel and the counter electrodes can be suppressed. As a result, fluctuation in data holding state of pixels can be suppressed, and a high quality display in which flicker noise is suppressed can be achieved.

Next, the driving method will be explained based on the results of analysis on characteristics of the liquid crystal panel 202 having a width across corners of 0.1 m, which is provided with the scanning signal lines 231 and the data signal lines 232 in numbers of 240 and 320 × 3 respectively. Figure 34 is a graph



showing the results of measurements on non-scanning period dependency on the liquid crystal voltage holding ratio  $H_r$  with respect to liquid crystals (Merk Co., Ltd. ZLI-4792) adopted in the liquid crystal layer 213. As can be seen from the Figure 34, a liquid crystal voltage holding ratio  $H_r$  sharply drops from the non-scanning period of 2 sec where the liquid crystal voltage holding ratio  $H_r$  is 92 % to the non-scanning period of 3 sec where the liquid crystal voltage holding ratio  $H_r$  is 80 %. In the non-scanning period of 3 sec, a pixel voltage holding ratio  $P$  (to be described later) is 88 %. However, for the pixel voltage holding ratio  $P$ , 90 % or above is preferable, and it is therefore preferable to set the non-scanning period be not more than 2 sec. When the non-scanning period is set to not less than 16.7 msec, the non-scanning period becomes a quiescent period  $T_2$  for the scanning period at 60 Hz of 16.7 msec.

Therefore, by setting the quiescent period  $T_2$  to not less than 16.7 msec, the power consumption of the source driver 204 can be reduced as compared to the case of driving at frequency of 60 Hz, and by setting the quiescent period  $T_2$  to be not more than 2 sec, the flicker noise due to fluctuation in potential of pixel electrode 227 caused by leak current from the liquid

crystal and the TFT 214 can be suppressed, thereby achieving high quality display. Still more preferably, the quiescent period T2 be set to not less than 50 msec and not more than 1 sec. By setting the quiescent period T2 be set to not less than 50 msec, the power consumption of the source driver 204 can be significantly reduced, and by setting the quiescent period T2 be set to not more than 1 sec, the flicker noise due to fluctuation in potential of the pixel electrode 227 by the leak current from the liquid crystal and the TFT 214 can be significantly suppressed, thereby achieving a still higher display quality.

Figure 35 illustrates the results of measurements on the relationship between the OFF resistance values of the TFTs 214 and the potential of the gate electrode 220 of the TFT 214, i.e., the potential of the scanning signal line 231. The OFF voltage of the TFT 214 is usually around -10V, and only with a slight change in the OFF voltage, sufficient liquid crystal voltage holding ratio Hr and the OFF resistance value of the TFT 214 may not be ensured, which leads to significant amount of leakage of charges written in the liquid crystal capacitances  $C_{LC}$  and the auxiliary capacitances  $C_{CS}$  occur in the non-selection period of the TFTs 214,

0055525-052901  
T00250-9255360



signal line of the liquid crystal panel 202, the potential of the pixel electrode 227 can be maintained, and the display is not varied.

The pixel voltage holding ratio P, which is dependent on the potential of the pixel electrode 227, and the reflective light intensity from the reflective electrode 227b, can be expressed by the following formula (4)

$$P = V_1 \cdot \exp[-T/\{(C_{LC}+C_{CS}) \cdot R\}]/V \quad \dots (4)$$

$$V_1 = V - \{V \cdot (1-Hr(T)) \times C_{LC}/(C_{LC}+C_{CS})\}$$

T: a non-selective period of TFT 214,

Hr(T): a liquid crystal voltage holding ratio after the non-selective period T in Figure 34,

V: a potential difference between the pixel electrode 227 and the transparent common electrode 219 directly after writing, and

R: an OFF resistance value of the TFT 214 in Figure 35.

The formula  $V_1 \cdot \exp[-T/\{(C_{LC}+C_{CS}) \cdot R\}]$  indicates a potential difference between the pixel electrode 227 and the transparent common electrode 219 when a time period T has passed after the completion of writing. The non-scanning period T can be expressed by the following formula:

$$T = (T_1 + T_0) - T_1/n, \text{ wherein } n \text{ is the number of}$$

scanning signal lines Hr(T) T1 is a scanning period, and T0 is a non-scanning period.

For example, under the conditions of the liquid crystal voltage holding ratio Hr(T) at  $T = 180$  msec, the resistance value in the non-selective period of the TFT 214, i.e., the OFF-resistance value R, the liquid crystal capacitance  $C_{LC}$  and the auxiliary capacitance  $C_{CS}$  as shown in the following Table 6, the pixel voltage holding ratio P can be obtained as 99.7 % from the above formula (4).

TABLE 6

LIQUID CRYSTAL VOLTAGE HOLDING RATIO (after 180 msec)	99.7 %
RESISTANCE IN NON-SELECTIVE PERIOD OF TFT	$1.5 \times 10^{15} \Omega$
LIQUID CRYSTAL CAPACITANCE	0. 45 pF
AUXILIARY CAPACITANCE	0. 32 pF

Here, the pixel voltage holding ratio P and the perception limits for the flicker noise were fully examined. As illustrated in Figure 37(a), two glass substrates 242 are connected in such a manner that pixel electrodes 243 are formed on the inner surface, and a flicker-noise-evaluation-use cell 241 including two transparent electrodes 243 having a liquid crystal

layer 244 interposed in-between is prepared. Between these two transparent electrodes 243 of the flicker-noise-evaluation-use cell 241, a voltage is applied from a signal generating device 245. A voltage waveform to be output from the signal generating device 245 is illustrated in Figure 37(b). In Figure 37(b),  $V_s$  and the non-selective period  $T$  are set to 3 V and 167 msec respectively, with variable  $V_e$ . Initially, the flicker-noise-evaluation-use cell 241 is charged to a voltage  $V_s$ , and the voltage thereof is gradually reduced to  $V_e$ . Next, with an application of  $-V_s$ , the brightness of the flicker-noise-evaluation-use cell 241 changes, and these fluctuations in brightness, i.e., fluctuations in flicker noise are observed with eyes.

Here,  $V_e/V_s$  corresponds to an actual pixel voltage holding ratio  $P$  in the liquid crystal display device 201. The pixel voltage holding ratio  $P$  and flicker generating state were observed in details. The results of observation are as illustrated in the following Table 7.

Table 7

PIXEL VOLTAGE HOLDING RATIO[%]	RESULT OF OBSERVATION ON FLICKER NOISE WITH EYES
80.0	×
82.0	×
84.0	×
86.0	Δ
88.0	Δ
90.0	○
92.0	○
94.0	○
96.0	○
98.0	○
100.0	○

○ : flicker noise was not perceptible.

Δ : flicker noise was partially perceptible.

× : flicker noise was perceptible.

As can be seen from the results shown in Table 7, in order to obtain the liquid crystal panel 202 which is free from flicker noise even when setting the quiescent period T2, the following condition be satisfied:

pixel voltage holding ratio  $P \geq 0.9$ .

Figure 38(a) through Figure 38(e) respectively









As described, according to the liquid crystal display device 201 provided with active elements, it is possible to reduce power consumption while ensuring desirable display quality. Furthermore, the liquid crystal display device 201 of the present invention provided with reflective electrodes 227b is a reflective-type liquid crystal display device without requiring a backlight, required power consumption can be reduced effectively when driving at low frequency of not more than 30 Hz. The same can be the for the reflective-type liquid crystal display device provided with a reflective member on the back surface of the liquid crystal panel.

Next, as another example of the liquid crystal display device, a liquid crystal display device applicable to both transmissive-type and reflective-type will be explained. In this liquid crystal display device, the liquid crystal panel 202 of the liquid crystal display device 201 illustrated in Figure 31 and Figure 32 is replaced with a liquid crystal display panel 251 illustrated in Figures 41 and 42. As illustrated in Figure 41 which is a cross section of the portion along a line B-B of Figure 42, in the liquid crystal panel 251, the anti-reflection film 217 and the color filter 202 of the liquid crystal

09553925 052901  
106250 5263560



preferable for the thickness  $d_T$  of the liquid crystal layer 213 in the transmissive region and the thickness  $d_R$  of the liquid crystal layer 213 in the reflective region satisfy the condition of  $d_T \approx 2d_R$ .

Figure 42 illustrates the portion below the liquid crystal layer 213 illustrated in Figure 41 when seen from above. The auxiliary capacitive electrode pad 254a and the reflective electrode 254b constitute the pixel electrode 254. Each auxiliary capacitive electrode pad 254a forms an auxiliary capacitance  $C_{CS}$  with the auxiliary capacitance line 233. The auxiliary capacitive electrode pads 254a are formed in a wide range so as to surround the TFTs 214. A rectangular light transmissive hole 253 is formed in the reflective electrode 254b and the inter-layer insulating film 226 above the auxiliary capacitive electrode pad 254a so as not to be overlapped with the scanning signal line 231 nor the auxiliary capacitance line 233.

According to the liquid crystal panel 251 of the foregoing structure, in addition to the effects achieved from the aforementioned liquid crystal display device 201, the display device can be used selectively to be suited for the surrounding condition in the reflective mode when used under the condition of a plenty of surrounding light and the reflective mode





moving picture. In the quiescent period, all the scanning signal lines are set in the non-scanning state, and it is therefore possible to reduce a supply frequency of the data signals.

As explained, by setting a quiescent period to be longer than the scanning period, a vertical frequency becomes low frequency. Therefore, for the matrix-type display device in which basic display quality such as brightness, contrast, response speed, gradation, etc., can be ensured, such as an active matrix liquid crystal display, etc., the power consumption of data signal line driver which increases in proportion to the supply frequency of data signals can be significantly reduced with ease without any sacrifice of display quality.

As a result, the method of driving a matrix-type display device which permits the power consumption to be reduced to a sufficient level while ensuring basic display quality such as brightness, contrast, response speed, gradation, etc., can be realized.

The method of driving a display device of the present invention may be arranged such that non-scanning periods including the foregoing quiescent period can be selected from among plurality of periods.

According to the foregoing method, non-scanning periods including the quiescent period can be switched

2025-05-20 10:00:00



According to the foregoing method, a frame period adopting respective plural non-scanning periods can be set to an integer multiple of the frame period adopting the shortest non-scanning period. For example, when driving at normal frequency of 60 Hz, the scanning period T1 is 16.7 msec or below. By setting the non-scanning period T01 to be the vertical fly-back period, and the non-scanning period T02 to satisfy the above condition, the required number of sampling times to be applied to the data signals of the screen transferred

With the foregoing arrangement, reference synchronous signals can be used in common among respective non-scanning periods, and a low frequency driving can be realized only by adding a simple structure, and it is therefore possible to reduce additionally required power consumption to be very small.

The foregoing method of driving a display device of the present invention may be arranged such that in the structure having image data storage means for storing image data based on which the data signals are produced, the display device is controlled to stop an operation of transferring the image data from the image data storage means.

With the foregoing arrangement, the display device is controlled so as to stop the operation of transferring the image data from the image data storage means in the quiescent period, and it is therefore possible to reduce the power consumption for transferring the image data in the quiescent period. As a result, an overall power consumption of the display device can be further reduced.

The foregoing method of driving a display device

With the foregoing arrangement, the display device is controlled so as not to receive the image data from the image data supply means in the quiescent period, and it is therefore possible to reduce the power consumption for receiving the supply of the image data in the quiescent period. As a result, an overall power consumption of the display device can be further reduced.

The foregoing method of driving a display device of the present invention may be arranged so as to stop an operation of an analog circuit irrelevant to display.

According to the foregoing method, among the analog circuits formed in the data signal line driver or its control circuit, etc., the operation of those analog circuits irrelevant to the display is not performed in the quiescent period. In this way, the power consumption of the circuits which otherwise

The foregoing method of driving a display device of the present invention may be arranged so as to stop at least the operation of the analog circuit of the driver for the data signal line in the quiescent period.

The method of driving a display device of the present invention may be arranged so as to set the data signal lines all in high-impedance state with respect to the data signal driver for driving all the data signal lines.

According to the foregoing method, all the data signal lines are set in the high-impedance state with respect to the data signal driver, for example, by separating them from the data signal driver in the quiescent period, and it is therefore possible to maintain the potential of each data signal line

The method of driving a display device of the present invention may be arranged such that after setting all the data signal lines in high-impedance state, an operation of an analog circuit irrelevant to display is stopped in the quiescent period.

According to the foregoing method, after setting all the data signal lines in high-impedance state, an operation of an analog circuit irrelevant to display is stopped in the quiescent period. It is therefore

possible to avoid such problem that the data signal line becomes ground potential via an analog circuit. As a result, while reducing power consumption of analog circuit, fluctuations in data holding state of pixels can be suppressed, and a high quality display in which flicker noise is suppressed can be realized.

Furthermore, the method of driving a display device of the present invention may be arranged so as to stop operations of at least an analog circuit of a driver of the data signal line in the quiescent period.

According to the foregoing method, at least the operation of an analog circuit which consumes a large amount of power is stopped in the quiescent period, and it is therefore possible to effectively reduce an overall power consumption of the entire display device.

The method of driving a display device of the present invention may be arranged so as to set all the data signal lines to such potential that fluctuations in data holding state of all the pixels are almost minimized on average, before setting all the data signal lines in high-impedance state.

According to the foregoing method, all the data signal lines are set in the high-impedance state after setting them to such potential that fluctuations in data holding state of all the pixels are almost

10650 323360

minimized on average. For example, in the case where the liquid crystal display device includes pixel electrodes connected to data signal lines, the counter electrode and liquid crystal interposed between the pixel electrodes and the counter electrode, preferably all the data signal lines be set to potential at the center of the amplitude of AC voltage when applying AC voltage to the counter electrode, and to the same potential as the counter electrode when the DC voltage is applied to the counter electrode. In this case, even if the pixels having potential of positive polarity and pixel electrodes having potential of negative polarity exist at the same time by AC driving, fluctuations in charge holding state of all the pixels, i.e., fluctuations in data holding state can be minimized on average.

As a result, even in the case where the data holding state of pixels differ per line, fluctuations in data holding state of entire screen can be almost minimized, and it is therefore possible to ensure a high quality display in which flicker noise is suppressed.

A display device of the present invention which displays by a driving method of selectively scanning each scanning signal line on a screen whereon pixels

10556925 052901





display device which permits power consumption to be reduced sufficiently while ensuring a high quality display in which flicker noise is suppressed to sufficiently low level can be realized.

The method of driving a display device of the present invention which displays by selectively scanning each scanning signal line on a screen whereon pixels are arranged in a matrix form, and supplying a data signal from the data signal line to each to pixels connected to the scanning signal line as selected, may be arranged such that a quiescent period, in which all the scanning signal lines are set in non-scanning state, is set to be longer than a scanning period required for scanning a screen one time, wherein a sum of the scanning period and the quiescent period is set to be equivalent to one vertical period, and may be arranged so as to adopt in the display device of a liquid crystal display device provided with liquid crystal display elements of pixels arranged in a matrix from may be adopted wherein charges based on a data signal as supplied from a data signal line is written periodically in electric capacitance which is formed by interposing liquid crystal between a pixel electrode and a counter electrode via an active element as selected by a scanning signal supplied from a scanning

0955936 05294 105250 3259360

signal line.

According to the foregoing method, it is possible to provide a method of driving an active matrix display device which permits a power consumption to be reduced to a sufficiently low level while ensuring basic display quality such as brightness, contrast, response speed, gradation, etc.

The foregoing method of driving a display device of the present invention may be arranged so as to set all the data signal lines in high-impedance state with respect to the data signal driver for driving all the data signal lines.

According to the foregoing method, it is possible to realize the method of driving an active matrix display device which permits power consumption to be reduced to sufficiently low level and at the same time offers a high quality display in which flicker noise is suppressed sufficiently.

The foregoing method of driving a display device of the present invention may be arranged such that when a DC voltage is applied to the counter electrode in a scanning period, the counter electrode in the quiescent period is set to have the same potential as in the scanning period, while when an AC voltage is applied to the counter electrode in the scanning period, the

0955325 052904

According to the foregoing method, by setting the potential of the counter electrode in the quiescent period as indicated above, fluctuations in potential of the pixel electrode due to the capacitive bond between each pixel and the counter electrode can be suppressed. As a result, fluctuations in data holding state of pixels can be suppressed, and a high quality display in which flicker noise is suppressed can be realized.

The foregoing method of driving a display device of the present invention may be arranged such that in the quiescent period, a non-selective voltage which almost maximizes an OFF resistance value of the active element is applied to all the scanning signal lines.

According to the foregoing method, in the quiescent period, in which all the scanning signal lines are set in the non-scanning state, the OFF resistance value of the active element can be maintained almost at a maximum value, and it is therefore possible to suppress fluctuations in potential of the pixel electrode due to leak current into the data signal line. As a result, even when the potential of pixels changes per line, overall

According to the foregoing method, by setting the quiescent period to 50 msec or longer, the power consumption of the data signal line driver can be significantly reduced. Moreover, by setting the

quiescent period to 1 sec or below, flicker noise due to fluctuations in potential of pixel electrode due to leak current from the liquid crystal and the active element can be significantly suppressed, and a high quality display can be realized.

The display device of the present invention may be a liquid crystal display device provided with a liquid crystal display element having pixels arranged in a matrix form in which charges based on data signals supplied from the data signal line are written periodically in electric capacitances, which is formed by interposing liquid crystal between a pixel electrode and a counter electrode via the active element as selected by a scanning signal to be supplied from the scanning signal line, and the display device of the present invention displays by a drive method of selectively scanning each scanning signal line on a screen whereon the pixels are arranged in a matrix form, and supplying a data signal from the data signal line to each of pixels connected to the scanning signal line as selected, and the display device of the present invention may be arranged so as to include control means which executes a method of driving a display device in which a quiescent period in which all the scanning signal lines are set in the non-scanning state

0955926-052901

is set to be longer than a scanning period required for scanning a screen one time, wherein the sum of the scanning period and the quiescent period is set to be equivalent to one vertical period.

According to the foregoing arrangement, it is possible to provide an active matrix type display device which permits a required power consumption to be significantly reduced while ensuring a display of desirable quality in basic characteristics such as brightness, contrast, response speed, gradation, etc., with ease.

The foregoing display device of the present invention may be arranged such that the control means set all the data signal lines in high-impedance state in the quiescent period with respect to the data signal driver for driving all the data signal lines.

According to the foregoing structure, an active matrix display device which permits power consumption to be reduced sufficiently and at the same time offers a high quality display in which flicker noise is suppressed to sufficiently low level can be realized.

The foregoing display device of the present invention may be arranged such that the liquid crystal display device includes auxiliary capacitive electrodes for forming auxiliary capacitances of the pixel with

TOP SECRET

the pixel electrodes are formed so as not to be overlapped with the scanning signal lines.

According to the foregoing structure, the auxiliary capacitive electrodes for forming auxiliary capacitances of pixels are formed so as to avoid the areas where the scanning signal lines are formed, and electric capacitance bond between the scanning signal line and the pixel electrode can be ignored. Therefore, when driving the liquid crystal display element, by setting the quiescent period in this state by the control means, unlike the case of forming the auxiliary capacitances in the Cs-on-gate structure, fluctuations in potential of pixel electrodes due to fluctuations in potential of the scanning signal lines in one line above do not occur. As a result, a high quality display free from flicker noise can be ensured even when setting a long quiescent period.

The foregoing display device of the present invention may be arranged such that the liquid crystal display element having a pixel voltage holding ratio satisfying the following condition of:

$$P = V_1 \cdot \exp[-T/\{(C_{LC}+C_{CS}) \cdot R\}]/V \geq 0.9, \text{ and}$$

$$V_1 = V - \{V (1-Hr(T)) \times C_{LC}/(C_{LC}+C_{CS})\},$$

wherein  $C_{LC}$  is an electric capacitance between the pixel electrode and the counter electrode,  $C_{CS}$  is an

095525-052901

auxiliary capacitance, T is a non-selection period of the active element,  $H_r(T)$  is a liquid crystal voltage holding ratio after the non-selection period of T3 at the rewriting frequency, V is a potential difference between the pixel electrode and the counter electrode directly after writing, R is a resistance value when the active element is not selected.

According to the foregoing structure, the non-selection period T can be expressed by the following formula:

$T = (T_1 + T_0) - T_1/n$ , wherein n is a number of scanning signal lines,  $T_1$  is a scanning period, and  $T_0$  is a non-scanning period. Therefore, a voltage of a pixel applied in the selection period from the data signal line can be held at a voltage holding ratio of 90 % or above throughout the non-selection period even when setting the non-scanning period  $T_0$  to the quiescent period. Therefore, almost no potential fluctuation of the pixel electrodes occurs in the non-selection period T. As a result, a high quality display free from flicker noise can be ensured even when setting a long quiescent period.

The foregoing display device of the present invention may be arranged such that the liquid crystal display element includes a reflective member for use in

0055025 032001



reflective-type display using surrounding light.

According to the foregoing structure, a reflective-type liquid crystal display device which eliminates a need of backlight can be realized. It is therefore possible to reduce a required power consumption to an improved ratio when being driven by the method in which the quiescent period is set.

The foregoing display device of the present invention may be arranged such that the reflective member constitutes at least a part of the pixel electrode.

According to the foregoing structure, the reflective member constitutes at least a part of the pixel electrode, i.e., at least a part of the pixel electrode serves as the reflective electrode of the reflective type liquid crystal display device, thus the reflective member does not need to be provided separately, and the required number of members in the display device can be reduced.

The foregoing display device of the present invention may be further arranged such that a light transmissive hole is formed in the reflective member or the reflective member is semi-transparent.

According to the foregoing structure, the liquid crystal display device can be used both as the

2025-02-25 10:22:00

light-reflective mode and the light-transmissive mode, and it is therefore possible to selectively use the liquid crystal device to be suited for the surrounding condition in the reflective mode when used under the condition of a plenty of surrounding light and the reflective mode with the backlight on when used under the condition of small amount of surrounding light.

An electronic device of the present invention which displays by a driving method of selectively scanning each scanning signal line on a screen whereon pixels are arranged in a matrix form, and supplying a data signal from the data signal line to each of pixels connected to the scanning signal line as selected, may be arranged so as to include control means for executing the display device driving method, wherein a quiescent period, in which all the scanning signal lines are set in the non-scanning state, is set to be longer than the scanning period required for scanning a screen one time, and a sum of the scanning period and the quiescent period is set to be equivalent to one vertical period.

According to the foregoing structure, it is possible to provide an electronic device which permits a required power consumption to be significantly reduced while ensuring a display of desirable quality

00856935 052901

in basic characteristics such as brightness, contrast, response speed, gradation, etc., with ease, and to drive such device with battery for a longer period of time.

The foregoing electronic device of the present invention may be arranged such that the control means executes a liquid crystal device driving method wherein the data signal lines are all set in high-impedance state in the quiescent period with respect to the data signal driver for driving all the data signal lines.

According to the foregoing structure, it is possible to provide an electronic device which permits a required power consumption to be significantly reduced while ensuring a display of desirable quality, and to drive such device with battery for a longer period of time.

The foregoing electronic device of the present invention may be a liquid crystal display device provided with a liquid crystal display element having pixels arranged in a matrix form in which charges based on data signals supplied from the data signal line are written periodically in electric capacitances via the active element as selected by a scanning signal to be supplied from the scanning signal line, and the foregoing electronic device displays by a drive method

2025 RELEASE UNDER E.O. 14176

[**SIXTH EMBODIMENT**]

In the present embodiment, examples will be given for a method of driving a liquid crystal device of the present invention, a display device adopting the same and an electronic device mounting the same.

In the following embodiment, explanations for the

Figure 51 is a system block diagram illustrating a system of a liquid crystal display device (display device) 301 in accordance with the present embodiment. The liquid crystal display device 301 is a reflective-

As illustrated in Figure 52, the liquid crystal panel 302 is provided with a screen which includes pixels arranged in a matrix form, a plurality of scanning signal lines for selectively scanning lines on the screen sequentially and a plurality of data signal lines for supplying data signals to pixels connected to a line as selected. The scanning signal lines and the data signal lines are arranged so as to cross at right angles.

As illustrated in Figure 53, the liquid crystal panel 302 is a reflective type active matrix liquid crystal panel. The liquid crystal panel 302 includes as a basic structure two glass substrates 311 and 312

having a liquid crystal layer 313 such as nematic liquid crystal interposed in between, and TFTs 314 as active elements formed on the glass substrate 312. In the present embodiments, TFTs are adopted as the active elements. However, the active elements of the present invention are not limited to TFTs, and MIMs (Metal Insulator Metals) or FETs other than TFTs may be adopted. On the upper surface of the glass substrate 311, laminated are a phase-difference plate 315, a polarizing plate 316, and an anti-reflection film 317 in this order for the purpose of controlling the state of incident light. On the lower surface of the glass substrate 311, formed are RGB color filters 318 and transparent common electrodes (counter electrodes) 319 in this order. With these color filters 318, a color display can be realized.

In each TFT 314, a part of a scanning signal line formed on the glass substrate 312 is used as a gate electrode 320, and a gate insulating film 321 is formed so as to cover the gate electrode 320. Further, an i-type amorphous silicon layer 322 is formed so as to face the gate electrode 320 via the gate insulating film 321. On the i-type amorphous silicon layer 322, two n<sup>+</sup>-type amorphous silicon layers 323 are formed so as to sandwich a channel region of the i-type amorphous

silicon layer 322. On the upper surface of one of the n<sup>+</sup>-type amorphous silicon layers 323, formed is a gate electrode 324 serving as a part of the data signal line, and on the upper surface of the other n<sup>+</sup>-type amorphous silicon layer 323, formed is a drain electrode 325 drawn from the upper surface of the other n<sup>+</sup>-type amorphous silicon layer 323 to the entire upper surface of a flat portion of the gate insulating film 321. As illustrated in Figure 54, one end of the drain electrode 325 opposite the portion, from which the drain electrode 325 is drawn, is connected to a rectangular auxiliary capacitive electrode pad 327a facing the auxiliary capacitance line 333. On the upper surfaces of the TFTs 314, formed is an interlayer insulating film 326 whereon reflective electrodes 327b are formed. The reflective electrodes 327b are reflective members for use in performing reflective-type display using surrounding light. For controlling the direction of reflected light by the reflective electrodes 327b, fine protrusions and recessions are formed on the surface of the inter-layer insulating film 326.

Further, each reflective electrode 327b is conducted to the drain electrode 325 via a contact hole 328 formed in the inter-layer insulating film 326.

05356925-053901



Specifically, the voltage applied from the data electrode 324 and is controlled by the TFT 314 is applied to the reflective electrode 327b from the drain electrode 325 via the contact hole 328, and the liquid crystal layer 313 is driven by a voltage across the reflective electrode 327b and the transparent common electrode 319. Namely, the auxiliary capacitive electrode pad 327a and the reflective electrode 327b conduct, and liquid crystal is interposed between the reflective electrode 327b and the transparent common electrode 319. As described, the auxiliary capacitive electrode pad 327a and the reflective electrode 327b constitute the pixel electrode 327. In the case of the transmissive-type liquid crystal display device, a pixel electrode provided corresponding to each electrode serves as a transparent electrode.

As illustrated in Figure 54 taken from above the portion below the liquid crystal layer 313 of Figure 53, the liquid crystal panel 302 includes scanning signal lines 331 for supplying scanning signals to the gate electrodes 320 of the TFTs 314, and data signal lines 332 for supplying data signals to the data electrodes 324 of the TFTs formed on the glass substrate 312. The scanning signal lines 331 and the data signal lines 332 are arranged in a matrix a matrix

00856925-052904

The present invention, however, is not limited to the above structure as long as the scanning signal lines 331 are formed so as not to be overlapped with the scanning signal lines 331. In the Figure 54, the reflective electrodes 327b are partially omitted so as to clarify the positional relationship between the auxiliary capacitive electrode pad 327a and the auxiliary capacitance line 333. The protrusions and recessions formed on the surface of the inter-layer insulating film 326 in Figure 53 are also omitted from Figure 54. The liquid crystal panel 302 of the present embodiment has a width across corners of 0.1 m, which is provided with the scanning signal lines 331 and the data signal lines 332 in numbers of 240 and  $320 \times 3$ .

respectively.

An equivalent circuit per pixel of the liquid crystal panel 302 of the foregoing structure is illustrated in Figure 55. As illustrated in Figure 55, the equivalent circuit includes a liquid crystal capacitance  $C_{LC}$ , formed by interposing the liquid crystal layer 313 between the transparent common electrode 319 and the reflective electrode 327b, and an auxiliary capacitance  $C_{CS}$ , formed by sandwiching the gate insulating film 321 between the auxiliary capacitive electrode pad 327a and the auxiliary capacitance line 333, which are connected to the TFTs 314, wherein DC or AC common electrode voltage  $V_{COM}$  is applied to the transparent common electrode 319 of the liquid crystal capacitance  $C_{LC}$  and the auxiliary capacitance line 333 of the auxiliary capacitance  $C_{CS}$  via a buffer (not shown).

Then, the control IC (control means) 305 illustrated in Figure 51 receives image data as stored in the image memory 306, for example, in a computer, etc., and supplies to the gate driver 303 a gate start pulse signal GSP and a gate clock signal GCK, and in the meantime supplies to the source driver 304, gradation data of RGB, a source start pulse signal SSP, a source latch strobe signal SLS, and a source clock

signal SCK. These signals are all in synchronous with one another which generally satisfy the condition of:

$$f_{GSP} < f_{GCK} = f_{SSP} < f_{SCK},$$

wherein f indicative of frequency is added to each signal.

In the case of the so-called pseudo double speed driving, the condition of  $f_{GCK} > f_{SSP}$  is obtained. The image data as stored in the image memory (image data storage means) 306 is the data based on which data signals are produced. The control IC 305 to be described later has a function as control means for executing the method of driving the liquid crystal display device 301 in accordance with the present embodiment.

The gate driver 303 is a scanning signal line driver, and applies respective voltages according to a selection period and a non-selection period to each scanning signal line of the liquid crystal panel 302. Specifically, the gate driver 303 starts a scanning of a liquid crystal panel 302 in response to the gate start pulse signal GSP as received from the control IC 305, and sequentially applies voltage to each scanning signal line according to the gate clock signal GCK.

The source driver 304 is a data signal line driver, and outputs a data signal to each data signal

line of the liquid crystal panel 302 and supplies image data to respective pixels on the scanning signal line as selected. Specifically, the source driver 304 stores the gradation data of each pixel as received in the resistor according to a source clock signal SCK based on the source start pulse signal SSP as received from the control IC 305, and writes the gradation data in each data signal line of the liquid crystal panel 302 according to the next source latch strobe signal SLS.

The control IC 305 includes a GSP conversion circuit 305A for setting a pulse interval of the gate start pulse signal GSP. The pulse interval of the gate start pulse signal GSP is about 16.7 msec at a normal frame frequency, i.e., 60 Hz. The GSP conversion circuit 305A, for example, permits this pulse interval of this gate start pulse signal GSP to be increased up to 167 msec. Assumed the scanning period T1 of one screen be maintained at normal state, then about 9/10 of the pulse interval is occupied by the non-scanning period. As described, in the GSP conversion circuit 305A, the non-scanning period after the end of a scanning period T1 till a point the gate start pulse signal GSP is re-entered into the gate driver 303 can be set longer than the scanning period T1. The

2025-05-04 10:00:00

foregoing non-scanning period longer than the scanning period T1 is referred to as a quiescent period T2.

Figure 46 illustrates a waveform of a scanning signal supplied to scanning signal lines  $G_1$  through  $G_n$  ( $n = 240$ ) in the case where quiescent period T2 is set as a non-scanning period. In the case where, the quiescent period T2 which is longer than the scanning period T1 is set as the non-scanning period, the quiescent period T2 serves as the normal vertical fly-back

period (non-scanning period), and the vertical cycle indicative of frame or field therefore becomes longer.

When the quiescent period T2 is set as the non-scanning period in the GSP conversion circuit 305A, one vertical period is equivalent to a sum of the scanning period T1 and the quiescent period T2. For example, when the scanning period T1 is set to the period corresponding to the frequency of 60 Hz generally adopted, the quiescent period T2 is longer than the scanning period T1, and the vertical frequency therefore becomes lower than 30 Hz. The scanning period T1 and the non-scanning period can be suitably adjusted according to the type of the image to be displayed such as a moving picture, a static image,

FOR REPRODUCTION PURPOSES ONLY

etc. The GSP conversion circuit 305A is capable of setting a plurality of non-scanning periods according to the content of the image, and at least one non-scanning period is the quiescent period T2. In the Figure 51, the GSP conversion circuit 305A alters the setting of the non-scanning period according to a non-scanning period setting signal M to be input from the exterior. The type of the non-scanning period setting signal M is not particularly limited; and for example, when adopting a logic signal of 2-bit, non-scanning periods of four different lengths can be set.

By setting the foregoing quiescent period T2, the number of times of rewriting a screen can be reduced, i.e., the supply frequency of a data signal to be outputted from the source driver 304 can be reduced, thereby reducing power required for charging pixels. Therefore, in the case of adopting as the liquid crystal display device 301, an active matrix type liquid crystal display which can ensure basic display characteristics, such as brightness, response speed, gradation, etc., by setting the quiescent period T2 as the non-scanning period, the power consumption of the data signal line driver which increases in proportion to the supply frequency of the data signal output from

2025 RELEASE UNDER E.O. 14176

In view of the foregoing, when displaying a static image which is not being moved, or a moving picture which is not being moved fast, a long quiescent period T2 should be set for the non-scanning period. On the other hand, when displaying moving pictures which move aggressively, a short quiescent period T2 or a non-scanning period shorter than the quiescent period should be set for the non-scanning period. For example, in the case where a sufficiently short quiescent period (for example, 16.7 msec) is set for the scanning period, as the drive frequency corresponds to frequency, i.e., the normal frequency of 60 Hz, a moving picture can be displayed at sufficiently high speed. On the other hand, in the case where a long quiescent period (for example, 3333 msec) is set for the scanning period, power consumption for rewriting screen according to the static image or moving picture which is not being used fast, can be reduced while ensuring basic display quality. Namely, the display can be performed by suitably switching the liquid crystal panel 302 between the dynamic display and the low power consumption display. As described, according to the method of the present embodiment, the frequency



of rewriting screen can be changed according to the type of an image to be displayed such as a static image, a moving picture, etc., and therefore an optimal low power consumption can be obtained for each type of display image.

In the method of the present invention, it is preferable that the non-scanning periods satisfy the following condition:

$$(T1 + T02) = (T1 + T01) \times N$$
 (N is an integer not less than 2).

In the above equation, T01 is the shortest non-scanning period and T02 is an arbitrary non-scanning period among all the non-scanning periods other than T01. For example, when driving at normal frequency (60 Hz), T1 is set to not more than 16.7 msec. A desirable display can be realized by setting T01 to be a vertical fly-back period, and T01 satisfying the foregoing equation, and by performing sampling one every some integer times with respect to data signals on the screen transferred at a frequency of 60 Hz. As a result, a reference synchronous signal can be used in common among non-scanning periods, and a low frequency driving can be realized merely by adding a simple circuit, and in the mean time an amount of additionally required power consumption can be

005595-15901  
TOP SECRET

minimized.

The gate drivers 303 and the source drivers 304 respectively store therein logic circuits and transistors. These logic circuits consume power when driving respective transistors. The power consumption of these logic circuits are therefore in proportion to the number of times respective transistors operate, and to clock frequencies. In the quiescent period T2, all the scanning signal lines are set in the non-scanning state, and therefore by not inputting other signals than gate start pulse signals GSP such as a gate clock signal GCK, a source start pulse SSP, a source clock signal SCK, etc., to the gate driver 303 and the source driver 304, the need of driving the logic circuits stored in the gate driver 303 and the source driver 304 can be eliminated, thereby reducing required power consumption.

When adopting a digital driver for the source driver 304 which deals with digital data signals, analog circuits in which a stationary current flows such as a gradation generating circuit or a buffer, etc., are provided in the source driver 304. On the other hand, when adopting an analog driver as the source driver 304, which deals with analog data signals, analog

05856925-052901  
T00230-9269580

circuits of a sampling hold circuit and a buffer are provided in the source driver 304. Further, an analog circuit may be provided in the control IC 305.

The power consumption of the analog circuit is not affected the driving frequency, and therefore the power consumption cannot be reduced merely by stopping the operations of the logic circuits provided in the gate driver 303 and the source driver 304. In response, it is arranged so as to stop the foregoing analog circuits in the quiescent period T2, and to separate these analog circuits from the power source. As a result, a required power consumption of the analog circuits can be reduced, and an overall power consumption of the entire liquid crystal display device 301 can be further reduced. When adopting an active matrix liquid crystal display device as the liquid crystal display device 301, non-selective voltage is applied to pixels from the gate driver 303 in the quiescent period T2, and therefore it may be arranged so as to stop operations of analog circuits which are not irrelevant to at least the gate driver 303, i.e., the display in the quiescent period T2. Here, by arranging so as to stop at least the operations of analog circuits in the source driver 304 which consume power most, an overall power consumption of the liquid crystal display device 301

0055935-052901

can be reduced efficiently.

Furthermore, in the quiescent period T2, data are not written in pixels. Therefore, by stopping the transfer of the image data from the image memory 306 in the quiescent period T2, the power consumption for transferring the image data in the quiescent period T2 can be reduced. The transfer of the image data can be stopped by sending a command for stopping the transfer of the image data from the control IC 305 to the image memory 306 based on the above-mentioned non-scanning period setting signal M etc. As a result, it is possible to further reduce an overall power consumption of the liquid crystal display device 301 by controlling the stoppage of the transfer operation with ease.

For the setting of non-scanning periods, it may be arranged such that a plurality of non-scanning period setting signals are input to the GSP conversion circuit 305A as in the foregoing example, or that the GSP conversion circuit 305A is provided with a volume for adjusting each non-scanning period, or a switch for selecting each non-scanning period. Needless to mention, these volume for adjusting each non-scanning period and switch for selecting each non-scanning period may be provided on the periphery of the liquid crystal display device 301. The structure of the GSP

0955925-052991

As illustrated in Figure 51, the control IC 305 is provided with an amplifier control circuit 305B for use in controlling an output amplifier connected to the data signal line. This amplifier control circuit 305B is arranged so as to set the output amplifier in the high-impedance state in the quiescent period T2 so as to separate all the data signal lines from the source driver 304. As a result, a high quality display in which flicker noise is suppressed can be achieved.

Namely, the foregoing amplifier control circuit 305B enables the potential of each data signal line in the quiescent period T2 to be constant. It is therefore possible to suppress fluctuations in data holding state of each pixel generated by fluctuations in potential of the data signal line associated with the structure of the liquid crystal display device 301 having pixel electrodes connected to the data signal line, such as fluctuation in potential of pixel electrode due to capacitive bond between the data signal line and the pixel electrode, and a flicker noise on the screen can whereby be suppressed sufficiently. As a result, a reduction in power

As described, when terminating an operation of an analog circuit inside the buffer of the source driver 304 for the purpose of suppressing power consumption, the buffer becomes at a ground potential. Then, the data signal line connected to the buffer also becomes at a ground potential, and in the case where the liquid crystal display device 301 includes pixel electrodes to be connected to the data signal line, variation in potential of the pixel electrodes occurs due to capacitive bond. In response, by arranging such that , an operation of analog circuits irrelevant to the display of the quiescent period T2 is stopped after setting all the data signal line at high impedance state, variation in data holding state of pixels can be suppressed while reducing power consumption of the analog circuit, thereby achieving high quality display from which flicker noise is further suppressed.

It is more preferable that all the data signal lines be set in high impedance state after setting them to have potential at which fluctuation in data holding state of all the pixels is minimized on average. For example, in the case where the liquid crystal display

In the case where a DC voltage is applied to the transparent common electrode (COM potential) 319 in the scanning period T1 as illustrated in Figure 46, the transparent common electrode 319 in the quiescent period T2 is set to the potential at a center of the amplitude of the AC voltage. As described, by setting the potential of the transparent common electrode 319

in the quiescent period T2 to the foregoing potential, fluctuation in potential of the pixel electrodes 327 due to capacitive bond between each pixel and the counter electrodes can be suppressed. As a result, fluctuation in data holding state of pixels can be suppressed, and a high quality display in which flicker noise is suppressed can be achieved.

The method of driving a display device in accordance with the present embodiment in which the quiescent period T2 is set will be explained with respect to the liquid crystal panel 302 of the foregoing structure.

In the equivalent circuit of Figure 55, a selective voltage is applied to the scanning signal line 331 to set ON the TFT 314, and data signals are applied to the liquid crystal capacitance  $C_{LC}$  and the auxiliary capacitance  $C_{CS}$  through the data signal line 332. Next, the non-selective voltage is applied to the scanning signal line 331 to set OFF the TFT 314, thereby holding charges written in the liquid crystal capacitance  $C_{LC}$  and the auxiliary capacitance  $C_{CS}$ . Here, as described, the auxiliary capacitance line 333 for use in forming the auxiliary capacitance  $C_{CS}$  of the pixel is formed so as not to overlap the scanning signal line 331. In the foregoing equivalent circuits,

0585926-052901





[1] Firstly, the driving method of fixing the potential of the data signal line 332 and/or transparent common electrode 319 in the quiescent period T2 will be explained in reference to Figures 46 through 49.

Figure 47 show timing charts of scanning signals ( $G_1$  to  $G_{240}$ ) supplied to the scanning signal lines 331 under the control of the gate driver 303, data signal (S-potential) supplied to the data signal line 332 under the control of the source driver 304, counter electrode signal (COM-potential) supplied to the transparent common electrode 319 under the control of the common driver 307, and the potential (D-potential) of the pixel electrode 327, a potential difference (D-COM potential difference) between the pixel electrode 327 and the transparent common electrode 319, and optical response of the liquid crystal layer 313.

As illustrated in Figure 47, in the scanning period T1, data signals (S-potential) according to the scanning signals ( $G_1$  to  $G_{240}$ ) and the display image having AC waveform are applied. Additionally, in order to eliminate the effects of potential amplitude of the transparent common electrode 319, in the illustrated example, the transparent common electrode 319 is driven at DC (COM potential).

2025 RELEASE UNDER E.O. 14176

In the scanning period T1, the data signal lines 332 are driven by the source driver 304 in the 1H reverse driving method, wherein the polarity of the data signal line 332 is reversed at sufficiently high frequency, i.e., per one horizontal scanning period (1H). Then, the potential (D-potential) of the pixel electrode 327 vibrates as being affected by the potential amplitude of the data signal line 332. Here, the liquid crystal molecules of the liquid crystal layer 313 interposed between the transparent common electrode 319 and the pixel electrode 327 response not to the vibration in voltage in one horizontal period but to the effective voltage V1, i.e., the effective voltage of an application voltage in the scanning period T1.

In Figure 47, a non-selective signal is input per each scanning signal in the quiescent period T2, and the image data written in the scanning period T1 is held. Figure 47 shows the state where the potential of the data scanning line 332 is not controlled in the quiescent T2.

As described, by alternating the scanning period T1 and the quiescent T2 which is longer than the scanning period T1 for setting all the data signal lines 323 in the non-scanning state, the supply

frequency of the data signal required in one horizontal period can be reduced. Therefore, in the case of an active matrix liquid crystal display which can ensure basic display characteristics, such as brightness, response speed, gradation, etc., the power consumption of the source driver 304 which increases in proportion to the supply frequency of the data signal output from the source driver 304 can be reduced to a sufficiently low level with ease without lowering display quality.

Here, in the quiescent period T2, the TFT 314 is set in the OFF state. Therefore, on theory, even if S-potential illustrated in Figure 47 is applied to the data signal line 332, current does not flow between the data signal line 332 and the pixel electrode 327, and the potential of the pixel electrode 327 (D-potential) is thus fixed.

In practice, however, as illustrated in Figure 55, the data signal line 332 is capacitive-bonded (Csd) to the pixel electrode 327, and the potential (D-potential) of the pixel electrode 327 fluctuates according to fluctuation in potential (S-potential) of the data signal line 332, which results in that the potential of the pixel electrode 327 fluctuates for each quiescent period T2, thereby generating flicker noise.

Figure 48 shows other timing charts indicative of respective driving signals and optical response of the liquid crystal panel 302 in the scanning period T1 and in the quiescent period T2. In Figure 48, unlike the case of Figure 47, in order to reduce the amplitude of the output voltage of the source driver 304, the transparent common electrode 319 is AC driven by a driving signal (counter electrode driving signal) supplied from the common driver 307. The potential of the transparent common electrode 319 as well as S-potential are driven in the 1H reverse driving method by the common driver 307, in which the polarity of the transparent common electrode 319 is reversed for horizontal scanning period (1H period).

Furthermore, in the quiescent period T2, under the control of the source driver 304, the potential of the data signal line 332 is fixed at potential (data signal line quiescent potential) within the range of voltage of driving signal of the scanning period T1 (low potential in example of Figure 48). Similarly, in the quiescent period T2, under the control of the common driver 307, the potential of the transparent common electrode 319 is fixed at potential (counter electrode quiescent potential) within the range of voltage of driving signal of the scanning period T1 (low potential

in example of Figure 48). Specifically, a predetermined potential is kept being supplied to the source driver 304 and the common driver 307, so as to control respective fluctuations in the data signal line 332 and the transparent common electrode 319 respectively.

The potential (D-potential) of the pixel electrode 327 fluctuates as being affected by pixel amplitudes of the data signal line 332 and the transparent common electrode 319. For ease in explanation, in waveforms shown in Figure 48, effects of fluctuations in potential of the data signal line 332 on the potential of the pixel electrode 327 via  $C_{sd}$  (see Figure 55) is ignored. In actual display, according to the image data contained in the S-potential, respective waveforms of S-potential, D-potential and D-COM potential vary. Further, the liquid crystal molecules of the liquid crystal layer 313 interposed between the transparent common electrode 319 and the pixel electrode 327 response not to the oscillation in voltage in one scanning period but to the effective voltage, i.e., the effective value of the application voltage for the scanning period  $T_1$ .

The potential of the pixel electrode 327 in the non-selecting state is determined by the driving

waveform of the transparent common electrode 319, and on theory, the potential difference (D-COM potential difference) between the pixel electrode 327 and the transparent common electrode 319 is fixed in all the quiescent periods T2.

In practice, however, as illustrated in Figure 55, the pixel electrode 327 is capacitive-bonded to the scanning signal line 331 ( $C_{gd}$ ) and the data signal line 332 ( $C_{sd}$ ), and the potential amplitude of the pixel electrode 327 is therefore not identical with the potential of the transparent common electrode 319.

The optical response of the pixels in the nth line in Figure 48 will be explained in details. First, upon completing the quiescent period T2 (point a), a scanning operation of the first line is started, and an AC is applied to the transparent common electrode 319. As a result, the effective voltage to be applied to the liquid crystal layer 313 becomes V1, and the liquid crystal molecules respond. Then, upon completing a scanning operation of the last line (240th line) (point b), the potential of the transparent common electrode 319 is fixed at low potential, and the effective voltage becomes V2, and the liquid crystal molecules thus respond again. Further, the potential of the transparent common electrode 319 works in the direction

0955025-052001  
FOUO

according to the polarity of the potential of the pixel electrode 327 in the quiescent period T2, the effective voltage between the pixel electrode 327 and the transparent common electrode 319 becomes an effective voltage V3 at point c.

As described, the effective voltage to be applied to the liquid crystal layer 313 in the scanning period T1 is defined by a difference (V1) between the respective centers of the potential amplitude of the pixel electrode 327 and the potential amplitude of the transparent common electrode 319. On the other hand, in the quiescent T2, both the potential of the data signal line 332 and the potential of the transparent common electrode 319 are fixed at low potential, and therefore, the effective voltage to be applied to the liquid crystal layer 313 is the difference (V2) between the lower limit value of the potential amplitude of the pixel electrode 327 and the lower limit value of the pixel amplitude of the transparent common electrode 319 in the scanning period T1. Moreover, the effective voltage in the quiescent period T2 has different absolute values ( $V2 \neq V3$ ).

Namely, in the driving method as explained in Figure 48, by fixing the respective potentials in the data signal line 332 and the transparent common



electrode 319 in the quiescent period T2 at low potentials in the scanning period T1, the effective voltage to be applied to the liquid crystal layer 313 differs between the scanning period T1 and the quiescent period T2. Moreover, an absolute value for an effective voltage differs between the quiescent periods T2 of different polarities. As a result, an application voltage to the liquid crystal layer 313 varies each time of switching between the scanning period T1 and the scanning period T2, and the liquid crystal molecules respond each time. For this reason, although a flicker noise can be suppressed as compared to the case of Figure 47, it is still not possible to eliminate generation of flicker noise.

Figure 46 shows another timing chart indicative of respective driving signals and optical response of the liquid crystal panel 302 in the scanning period T1 and the quiescent period T2. The driving waveform in Figure 46 differs from the driving waveform in Figure 48 in that the data signal line 332 and the transparent common electrode 319 are controlled by the source driver 304 and the common driver 307 to be equivalent to respective centers of the voltage amplitude of the respective scanning periods T1.

As a result, the respective effective voltages to

According to the foregoing method of driving the liquid crystal display device 301, the respective potentials of the data signal line 332 and the transparent common electrode 319 are stopped at respective centers of the potential amplitude in the scanning period T1. As a result, between the scanning period T1 and the quiescent period T2, substantially the same effects of respective potentials of the data signal line 332 and the transparent common electrode 319 on the pixel electrodes 327 can be achieved. It is therefore possible to fix the effective voltage of the potential of the pixel electrode 327, and to achieve a high quality display without flicker noise.

However, it should be noted here that it is not necessarily that the respective potentials in the quiescent period T2 of the data signal line 332 and the transparent common electrode 319 be set at substantially the centers of the voltage amplitude in the scanning period T1. Namely, as long as the voltage of the data signal line 332 is within the range

of  $\pm 1.5$  V, and the potential of the transparent common electrode 319 within the range of  $\pm 1.0$  V from the center of the amplitude, in practice, a display without flicker noise can be achieved.

Next, the reason why the potential of the data signal line 332 in the quiescent period T2 is set to substantially the center of the voltage amplitude of the scanning period T1 as in the foregoing driving method will be explained.

In the TFT driving, voltage in the scanning signal line varies such as  $-10\text{V} \rightarrow +15\text{V} \rightarrow -10\text{V}$ , and the drain potential also varies for gate/drain capacitance ( $C_{gd}$ ). Specifically, the drain which is written when the scanning signal line is set to  $+15\text{V}$  (gate on), is drawn by  $\Delta V = (-25\text{V}) \times C_{gd} / (C_{LC} + C_{CS} + C_{gd})$  in response to change in voltage of the scanning signal line to  $-10\text{V}$  (gate off). For this reason, in the TFT driving, the drawing voltage  $\Delta V$  is applied to the counter voltage as DC offset.

Among capacitances which determine the lead-in voltage  $\Delta V$ ,  $C_{CS}$  and  $C_{gd}$  do not vary. On the other hand,  $C_{LC}$  varies according to the alignment state (gradation) of the liquid crystal. For example, in the positive type liquid crystal (liquid crystal which rises with an applied voltage), the specific inductive capacity  $\epsilon$  is

around 3 at black voltage (liquid crystal molecules are aligned parallel to the substrate), and the specific inductive capacity  $\epsilon$  is around 8 at black voltage (liquid crystal molecules are aligned vertical to the substrate). With changes in dielectric constant,  $C_{LC}$  also changes.

As described, as  $C_{LC}$  varies for each gradation, i.e., according to the display state, a lead-in voltage  $\Delta V$  also varies for each gradation. However, since the counter electrode is used in common, it is not possible to set an optimal  $\Delta V$  for each pixel. In response, it is arranged so as to apply a voltage resulting from shifting a center of the amplitude of the data signal line beforehand for each gradation, to compensate for a difference in lead-in voltage  $\Delta V$  having different gradations.

As described, the center of the voltage amplitude of the scanning period  $T_1$  of the data signal line differs for each gradation, according to the display content. In practice, however, the liquid crystal panel displays in various gradation in the entire display region, and it is therefore assumed that an average center of an amplitude of the scanning period  $T_1$  is close to a value in an halftone display.

According to the method of driving the liquid

2025 RELEASE UNDER E.O. 14176

crystal display device 301 of the present embodiment, as illustrated in Figure 46, when the quiescent period T2 has started (point d), the AC driving of the transparent common electrode 319 is stopped under the control of the common driver 307 to fix the transparent common electrode 319 at a predetermined potential (the center of amplitude in the scanning period T1 in the example shown in Figure 46). When a predetermined time period t0 has passed (point e), the source driver 304 is set to high-impedance state under the control of the amplifier control circuit 305B. As a result, at or after the point the time interval t0 has passed, the potential of the data signal line 332 becomes in the floating state. Thereafter, the transparent common electrode 319 becomes free from fluctuation in potential, and thus the data signal line 332 and the pixel electrodes 327 also become free from fluctuations in potential. As a result, a high quality display without flicker noise can be achieved.

As described, under the control of the common driver 307 and the amplifier control circuit 305B, in the quiescent period T2, initially, the AC driving of the transparent common electrode 319 is stopped, and the source driver 304 is then set in the high-impedance state so as to reduce an amount of stationary current

flowing through the amplifier in the source driver 304 in the quiescent period T2. As a result, it is possible to reduce required power consumption, and at the same time a high quality display without flicker noise can be achieved.

Figure 49 shows timing charts indicative of driving waveform and optical response as a comparative example of Figure 46 wherein in the quiescent period T2, after setting the data signal line 332 in the high-impedance state, the AC driving of the transparent common electrode 319 is stopped.

In the case of Figure 49, by setting the source driver 4 in the high impedance state at a start of the quiescent period T2 (point f), the potential of the data signal line 332 becomes in the floating state. Then, the AC driving of the transparent common electrode 319 is stopped when a predetermined time t1 has passed (point g) to fix the transparent common electrode 319 at a predetermined potential, the potential of the data signal line 332 fluctuates as being attracted to the potential of the transparent common electrode 319, and further the potential of the pixel electrode 327 fluctuates as being attracted to the potential of the data signal line 332. According to the driving method of the foregoing comparative

example, flicker noise generates each time switching between the scanning period T1 and the quiescent period T2.

Lastly, the liquid crystal display device 301 was driven by the method explained in Figure 46. As a result, a desirable display without flicker noise was achieved. In this experiment, the respective potentials of the transparent common electrode 319 and the data signal line 332 in the quiescent period T2 were set to 1.5 V (amplitude within the range of from -1V to 4V in the scanning period T1), and 2V (amplitude within the range of from 0V to 4V in the scanning period T1).

[2] Secondly, the driving method of applying an AC voltage of lower frequency than that in the scanning period T1 to the data signal line 332 and/or transparent common electrode 319 in the quiescent period T2 will be explained in reference to Figures 50, and 56 through 58.

Figure 50 shows timing charts indicating respective driving signals and optical responses of the liquid crystal panel 302 in the scanning period T1 and the quiescent period T2.

As shown in Figure 50, in the scanning period T1, as the scanning signals ( $G_1$  to  $G_{240}$ ) and the data signals

09856925-052901  
T06250-9265866

(S-potential), AC waveforms are applied according to display image. In order to reduce the amplitude of the output voltage of the source driver 304, the transparent common electrode 319 is AC driven by the common driver 307. The potential of the transparent common electrode 319 as well as S-potential are driven in the 1H reverse driving method by the common driver 307 in which the polarity of the transparent common electrode 319 is reversed for each horizontal scanning period (1H period).

In the quiescent period T2, under the control of the source driver 304 and the common driver 307, an AC voltage of low frequency which has a potential within a voltage range (between maximum potential and minimum potential) in the scanning period T1 is applied to the data signal line 332 and the transparent common electrode 319 respectively.

As a result, the effective value for a voltage to be applied to the liquid crystal layer 313 becomes equivalent between the scanning period T1 and the quiescent period T2. It is therefore possible to eliminate a flicker noise generated at every scanning period T1 in the conventional structure.

In the quiescent period T2, the frequencies of AC voltages to be supplied to the data signal line 322 and

09553303353350





the amplitude of the AC voltage to be applied to the data signal line 332 and the transparent common electrode 319 in the quiescent T2 be set to the potential within the voltage range of the scanning period T1. However, the amplitude of the AC voltage to be supplied to the data signal line 332 in the quiescent period T2 may be set to potential above the maximum amplitude of the scanning period T1 as illustrated in Figure 56.

In the following, the structure of the liquid crystal display device 301 to which an AC signal having a larger amplitude than a maximum amplitude in the scanning period T1 to the data signal lines 332 in the quiescent period T2 will be explained in reference to Figures 56 through 58.

The liquid crystal display device 301 illustrated in Figure 57 is provided with an AC voltage generating circuit 308 and switches 309 in addition to the structure illustrated in Figure 52.

The AC voltage generating circuit 308 is a circuit for generating an AC voltage to be supplied to the data signal lines 332 in the quiescent period T2. The frequency of the AC voltage to be generated is not more than the frequencies in the scanning period T1, and the smaller is the frequency, the more is preferable as in

0955925 052901

the case of Figure 50. The amplitude of the AC voltage is set according to a driving signal of the transparent common electrode 319 in the quiescent period T2 so that an effective value for a potential of the pixel electrode 327 due to a difference between the D-potential and COM -potential becomes substantially constant between the scanning period T1 and the quiescent T2.

The switch 309 is provided between the source driver 304 and the liquid crystal panel 302 for each data signal line 332. Then, based on an amplifier control signal from the amplifier control circuit 305B, the switch 309 is switched so as to supply to the data signal lines 332 a driving signal from the source driver 304 in the scanning period T1 and a driving signal from the AC voltage generating circuit 308 in the quiescent period T2.

As a result, it is possible to supply a driving signal in the quiescent period T2 of the data signal line 332 from the AC voltage generating circuit 308, and to stop the source driver 304 in the quiescent period T2. As a result, a required power consumption for the source driver 304 in the quiescent period T2 can be reduced.

Furthermore, by setting the amplitude of the

As illustrated in Figure 56, when the scanning of one screen is completed, and the quiescent period T2 is started, it may be arranged so as to input the same driving signal as in the scanning period T1 for a predetermined period (continuous period). In Figure 56, before the signals to be input to the data signal line 332 and the transparent common electrode 319 become equivalent, at the beginning of the quiescent period T2, two continuous periods are provided for continuously inputting the same driving signal as the scanning period T1 (h - i period:  $t_2 = 4H$ ; j - k period:  $t_3 = 3H$ ). In the driving method illustrated in the timing chart of Figure 56, two continuous periods alter for each frame. Here, these two continuous periods can be set as desired as long as they are sufficiently short for the quiescent period T2, and a

*[Faint, illegible text from bleed-through]*

[illegible][illegible]



common driver 307 can be supplied to the transparent common electrode (counter electrode) 319 and the data signal line 332 in the quiescent period T2. With this arrangement, it is not necessarily to provide the AC signal generating circuit 308 for driving the data signal line 332 in the quiescent period T2, and it is therefore possible to prevent circuits in the liquid crystal display device 310 from being larger in size or complicated. In order to input a common driving signal to the data signal line 332 and the transparent common electrode 319, charge/discharge with respect to capacitance ( $C_{cd}$  in Figure 55) between the transparent common electrode 319 and the data signal line 332 is eliminated, and it is also possible to reduce power consumption.

In Figure 56, a driving signal to be applied to the data signal line 332 in the quiescent period T2 is set to be equivalent to the driving signal to be applied to the transparent common electrode 319. As a result, the potential in the data signal line 332 fluctuates between the scanning period T1 and the quiescent period T2. To be precise, a slight difference occurs in effective value of D-COM potential difference.

However, in general,  $C_{sd} / (C_{gd} + C_{sd} + C_{LC} + C_{CS})$  in

Figure 55 is set to around  $1/20$ , and therefore, in practice, fluctuation in effective value is in the ignorable level. Therefore, the potentials in the data signal line 332 and the transparent common electrode 319 in the quiescent period T2 enable a desirable display without flicker noise in practice even when the value is varied within the range of  $\pm 1.0$  V of the center of the amplitude in the scanning period T1.

In order to further reduce flicker noise, it is effective to increase a frequency of the driving signal to be applied in the quiescent period T2. In the driving method, a common potential is input to the source electrode and the common electrode, and thus charge/discharge is not generated between the source electrode and the common electrode. However, charge/discharge is generated between the gate electrode and the source electrode, and the gate electrode and the common electrode, and therefore by increasing the frequency, the effect of reducing the power consumption is lowered.

The relationship between the driving frequency and the perception limit for flicker noise in the quiescent period T2 was fully examined by the applicant of the present invention through experiments, and the results obtained in Table 8 were obtained. Therefore, in the



present embodiment, the driving frequency in the quiescent period T2 of the data signal line 332 and the transparent common electrode 319 was set to 500 Hz at which it was completely impossible to percept flicker noise.

Table 8

AC frequency to be applied in quiescent period T2	Evaluation results on flicker noise by observation with eyes
6 Hz	x
12 Hz	x
30 Hz	Δ
45 Hz	Δ
60 Hz	Δ
120 Hz	Δ
250 Hz	Δ
500 Hz	o
1 kHz	o
10 kHz	o

o : flicker noise was not perceptible.

Δ : flicker noise was partially perceptible.

x : flicker noise was perceptible.

The parameters ( $C_{LC}$ ,  $C_{CS}$ , etc.,) of the liquid crystal panel 302 differ for the type of the liquid crystal panel 302, and optimal driving frequency

differs for the liquid crystal panel of each kind. Then, for the display quality, the larger is the driving frequency, the more is preferable. On the other hand, for the power consumption, the smaller is the driving frequency, the more is preferable. The driving frequency of the quiescent period T2 is therefore optimized based on parameters, usage, etc., of the liquid crystal display panel 302. For example, the driving signal in the quiescent period T2 may have a driving frequency of "0", i.e., DC signal.

As described, according to the foregoing liquid crystal display device 301, in the structure having active elements, after the scanning period T1 for switching one screen, a quiescent period T2 longer than the scanning period T1 is provided, and respective potentials of the data signal line 332 and the transparent common electrode 319 in the quiescent period T2 are controlled to be optimized. As a result, a desirable display without flicker noise can be realized, and at the same time, a reduction in power consumption can be realized.

The foregoing method of driving the liquid crystal display device 301 is achieved by setting the respective potentials of the data signal line 332 and the transparent common electrode 319 in the quiescent

09856925 052904

period T2 to the center of the scanning period T1 when image data having a typical gradation distribution are input in the scanning period T1. However, it may be arranged so as to set a combination of potentials of the data signal line 332 and the transparent common electrode 319 based on the potential in the scanning period T1 directly before or further before the scanning period T1. Furthermore, in the case of reversing the polarity, such combination may be set in every other scanning periods T2.

The present invention is not intended to be limited to the foregoing preferred embodiment, and other variation may be equally adopted within the scope of the present invention as below-explained.

For example, the method of driving a display device of the present invention wherein a plurality of active elements are provided on only one of a pair of substrates which are disposed so as to face one another, a predetermined voltage is applied across the substrates via the plurality of active elements, so as to control the transmittance and reflectance of light may be arranged so as to provide a quiescent period, which is longer than the scanning period for scanning one screen, for setting all the scanning signal lines in non-scanning state after the scanning period, in

which the potential of the counter electrode is fixed (not AC driven) in the quiescent period.

In the foregoing method of driving a display device, the potential of the counter electrode in the quiescent period may be selected within the amplitude of the counter signal voltage to be supplied in the scanning period.

The method of driving a display device of the present invention may be arranged such that the potential of the counter electrode in the quiescent period is set to substantially the center of the amplitude of the counter signal voltage to be supplied (for the liquid crystal display device, within  $\pm 1$  V of the center of the amplitude) in the scanning period. As a result, a desirable display device of low power consumption can be achieved.

The method of driving a display device of the present invention wherein a plurality of active elements are provided on only one of a pair of substrates which are disposed so as to face one another, a predetermined voltage is applied across the substrates via the plurality of active elements, so as to control the transmittance and reflectance of light may be arranged so as to provide a quiescent period, which is longer than the scanning period for scanning

09556925 052907

In the foregoing method of driving a display device, the potential of the data signal line in the quiescent period may be selected within the amplitude of the data signal voltage to be supplied in the scanning period.

The foregoing method of driving a display device may be arranged such that the potential of the data signal line in the quiescent period is set to around a center of an amplitude (for the liquid crystal display device, within the range of  $\pm 1.5$  V from the center of the amplitude) of the data signal line voltage supplied in the scanning period. As a result, a desirable display device of low power consumption can be achieved.

The foregoing method of driving a display device of the present invention may be arranged such that an output amplifier of the data signal driver is set in a high impedance state after stopping the AC driving of the counter electrode signal and the data signal line.

The method of driving a display device of the present embodiment wherein a plurality of active

elements are provided on only one of a pair of substrates which are disposed so as to face one another, and a predetermined voltage is applied across the substrates via the plurality of active elements, so as to control the transmittance and reflectance of light may be arranged such that a quiescent period for setting all the scanning signal lines in non-scanning state after the scanning period is provided so as to be longer than the scanning period for scanning one screen, and in response to a driving signal to be applied in the scanning period, an AC voltage equivalent to the driving signal, which has a smaller frequency than the driving signal (for the liquid crystal display device, the frequency is not  $1/2$  of the driving signal and not less than 45 Hz) is applied to the counter electrode in the quiescent period. As a result, a desirable display device of low power consumption can be achieved.

The method of driving a display device of the present embodiment wherein a plurality of active elements are provided on only one of a pair of substrates which are disposed so as to face one another, and a predetermined voltage is applied across the substrates via the plurality of active elements, so as to control the transmittance and reflectance of

055525 : 052901  
10650 : 328560

The method of driving a liquid crystal device of the present invention which displays by selectively scanning each scanning signal line on a screen whereon pixels are arranged in a matrix form, and supplying a data signal from the data signal line to each of pixels connected to the line as selected, may be arranged such that a quiescent period for setting all the scanning

signal lines in non-scanning state is provided subsequent to a scanning period for scanning a screen one time so as to be longer than the scanning period, wherein in the quiescent period, the data signal line is separated from the data signal driver, and is then connected to the AC signal generating circuit so as to apply to the data signal line an AC driving signal having a prescribed amplitude (for example, the same amplitude as the AC signal generating circuit) and a frequency of not more than that of the data signal. The amplitude of the driving signal to be supplied to the data signal line in the quiescent period is not limited to be within the range of a voltage in the scanning period. According to the foregoing method, in the quiescent period, the data signal line is separated from the data signal driver by means of a switch, and is then connected to the AC signal generating circuit, it is possible to terminate the data signal driver. A driving signal of the data signal line in the quiescent period may be supplied from the AC voltage generating circuit (common driver) for supplying a driving signal to the counter electrode.

As described, a method of driving a display device which displays by selecting and scanning each scanning



According to the foregoing method, the quiescent

period which is longer than the scanning period is provided as a non-scanning period subsequent to the scanning period of rewriting one screen, and it is therefore possible to reduce the power consumption of the data signal line driver (source driver), which increases in proportion to the supply frequency of the data signal, with ease.

Further, by fixing the potential of the data signal line quiescent potential of the data signal line, it is possible to optimally control the potential of the data signal line in the quiescent period. Namely, between the scanning period and the quiescent period, it is possible to achieve the same effects of the potential of the data signal line onto the pixel electrodes. As a result, although the quiescent period is provided, by setting the effective value for the potential of the pixel electrode substantially constant, a display without flicker noise can be realized.

Therefore, the matrix-type display device which permits required power consumption to be significantly reduced, and in which flicker noise is suppressed to a sufficiently low level can be realized.

In the quiescent period, it is preferable that the data signal line quiescent potential for fixing the

For the active matrix liquid crystal display, in practice a desirable display without flicker noise can be realized even if the potential of the data signal line in the quiescent period is varied within the range of  $\pm 1.5$  V from the center of the amplitude in the scanning period.

The method of driving a display device which displays by selecting and scanning each scanning signal line of a screen having pixels arranged in a matrix form and supplying through a data signal line a data signal to a corresponding pixel of the scanning signal line as selected, is characterized in that:

subsequent to a scanning period required for scanning a screen one time, a quiescent period, in which all the scanning signal lines are set in non-scanning state, is formed so as to be longer than the scanning period, and

[illegible][illegible]

*Phyllanthus* *sp.*

[illegible][illegible]

Therefore, in the matrix-type display device, a high quality display which permits required power consumption to be significantly reduced, and in which flicker noise is suppressed to a sufficiently low level can be realized.

In the quiescent period, it is preferable that the counter electrode quiescent potential for fixing the potential of the data signal line in the quiescent period be set within a range of a voltage of a data signal to be supplied to the counter electrode in the scanning period. Further, it is more preferable that the quiescent potential of the counter electrode is set to a center of the amplitude of the data signal to be supplied to the counter electrode in the scanning



[illegible][illegible][illegible]

electrode to the data signal line quiescent potential and the counter electrode quiescent respectively, the data signal line is set to high impedance state with respect to the data signal line driver for supplying a data signal to the data signal line.

According to the foregoing structure, all the data signal lines are set to high impedance state in the quiescent period, for example, by separating all the data signal lines from the data signal driver, and it is possible to maintain the potential of each data signal line at a constant potential in the quiescent period.

It is therefore possible to suppress fluctuations in data holding state of each pixel caused by fluctuations in potential of the data signal line associated with the structure of the display device having pixel electrodes connected to the data signal lines, such as fluctuations in potential of pixel electrode due to capacitive bond between the data signal line and the pixel electrode, and to suppress a flicker noise in the screen to a sufficiently low level.

Therefore, in the matrix-type display device, a high quality display which permits required power consumption to be significantly reduced, and in which

00556035 00204



The method of driving a display device which displays by selecting and scanning each scanning signal line of a screen having pixels arranged in a matrix form and supplying through a data signal line a data signal to a corresponding pixel of the scanning signal line as selected, wherein:

an AC driving signal, having a frequency of not more than that of the data signal to be supplied to the data signal line in the scanning period, is applied to the data signal line in the quiescent period.

The foregoing method of driving a liquid crystal display of the present invention may be arranged such that an amplitude of a driving signal to be applied to the data signal line in the quiescent period to be within a range of a voltage of a data signal to be supplied on to the scanning period.

According to the foregoing method, the quiescent period which is longer than the scanning period is

provided as a non-scanning period subsequent to the scanning period of rewriting one screen, and it is therefore possible to reduce the power consumption of the data signal line driver (source driver), which increases in proportion to the supply frequency of the data signal, with ease.

Here, the upper limit for the frequency of a driving signal to be supplied to the data signal line in the quiescent period is not particularly limited as long as it is smaller than the driving signal of the scanning period, preferably not more than  $1/2$  and more preferably not more than  $1/10$  of the frequency of the driving signal. The lower limit for the frequency of the driving signal to be supplied to the data signal line in the quiescent period is selected to be not less than 30 Hz, more preferably not less than 45 Hz. By setting the frequency in the prescribed range, a desirable display without flicker noise can be obtained.

Furthermore, by selecting the driving signal to be supplied to the data signal line in the quiescent period to have an amplitude within a voltage of a data signal to be supplied to the data signal line in the scanning period and have a frequency of not more than that of the data signal line, it is possible to control

The method of driving a display device of the present invention, which displays by selecting and scanning each scanning signal line of a screen having pixels arranged in a matrix form and supplying through a data signal line a data signal to a corresponding pixel of the scanning signal line as selected, wherein subsequent to a scanning period required for scanning a screen one time, a quiescent period, in which all the scanning signal lines are set in non-scanning state, is formed so as to be longer than the scanning period, and

an AC driving signal, which is within a range of a voltage of a counter electrode driving signal to be supplied to said counter electrode in the scanning period and which has a frequency of not more than that of the counter electrode driving signal, is applied to the counter electrode in the quiescent period.

According to the foregoing method, even in the case of AC driving the counter electrode to reduce the amplitude of an output voltage of the data signal driver, by providing the quiescent period which is longer than the scanning period subsequent to the scanning period of rewriting one screen, and selecting the frequency of the driving signal to be supplied to the counter electrode to be smaller than that in the scanning period, it is possible to reduce the power consumption of the common electrode driver (common driver), which increases in proportion to the supply frequency of the counter electrode driving signal, with ease.

Furthermore, by selecting the driving signal to be supplied to the counter electrode in the quiescent period to have an amplitude within a voltage of a counter electrode driving signal to be supplied to the counter electrode in the scanning period and have a frequency of not more than that of the counter electrode

0925025:032901

Therefore, in the matrix-type display device, a high quality display which permits required power consumption to be significantly reduced, and in which flicker noise is suppressed to a sufficiently low level can be realized.

Here, the upper limit for the frequency of a driving signal to be supplied to the counter electrode in the quiescent period is not particularly limited as long as it is smaller than the driving signal of the scanning period, preferably not more than  $1/2$  and more preferably not more than  $1/10$  of the frequency of the driving signal. The lower limit for the frequency of the driving signal to be supplied to the counter electrode in the quiescent period is selected to be not less than 30 Hz, more preferably not less than 45 Hz.

The foregoing method of driving a display device of the present invention may be arranged such that in the quiescent period, AC driving signals are applied to the data scanning line and the counter electrode respectively, wherein the respective driving signals have the same frequency and phase.

According to the foregoing method, by providing the quiescent period which is longer than the scanning period subsequent to the scanning period of rewriting one screen, it is possible to reduce the power consumption, which increases in proportion to the frequency of a driving signal to be supplied to the data signal line and the counter electrode, with ease.

Furthermore, by driving the data signal line and the counter electrode in the quiescent period with driving voltages having an amplitude within a voltage of respective driving signals to be supplied in the scanning period and having a frequency of not more than that of the respective driving signals, it is possible to control respective potentials of the data signal line and the counter electrode in the quiescent period to be optimized. Namely, in the scanning period and

Therefore, in the matrix-type display device, a high quality display which permits required power consumption to be significantly reduced, and in which flicker noise is suppressed to a sufficiently low level can be realized.

As described, the method of driving a display device of the present invention may be arranged so as to fix the potentials of the data signal line and the

counter electrode to the data signal line quiescent potential and to the counter electrode quiescent potential in the quiescent period respectively, or to apply an AC driving signals to the data signal line and the counter electrode. The foregoing method of driving a display device of the present invention may be arranged so as to fix the potential of the data signal line to the data signal line quiescent period, and to apply an AC driving signal to the counter electrode to the AC driving signal, or so as to fix the potential of the counter electrode to the counter electrode quiescent period according to a driving signal of an AC data signal line.

The method of driving a display device of the present invention which displays by selecting and scanning each scanning signal line of a screen having pixels arranged in a matrix form and supplying through a data signal line a data signal to a corresponding pixel of the scanning signal line as selected, wherein: subsequent to a scanning period required for scanning a screen one time, a quiescent period, in which all the scanning signal lines are set in non-scanning state, is formed so as to be longer than the scanning period, and an AC driving signal, which is within a range of a voltage of a counter electrode driving signal to be

0935525 92695860



According to the foregoing method, in the quiescent period, the data signal line is separated from the data signal driver by means of a switch, and is then connected to the AC signal generating circuit, it is possible to terminate the data signal driver. A driving signal of the data signal line in the quiescent period may be supplied from the AC voltage generating circuit (common driver) for supplying a driving signal to the counter electrode.

The method of driving a display device of the present invention which displays by selecting and scanning each scanning signal line of a screen having pixels arranged in a matrix form and supplying through a data signal line a data signal to a corresponding pixel of the scanning signal line as selected, wherein subsequent to a scanning period required for scanning a screen one time, a quiescent period, in which all the scanning signal lines are set in non-scanning state, is formed so as to be longer than the scanning period, and a DC driving signal, which is within a range of a voltage of a counter electrode driving signal to be

According to the foregoing method, the quiescent period which is longer than the scanning period is provided as a non-scanning period subsequent to the scanning period of rewriting one screen, and it is therefore possible to reduce the power consumption of the data signal line and the counter electrode which increase in proportion to the supply frequency of the driving signals with ease.

By driving the data signal line and the counter electrode in the quiescent period, with an AC driving signal having a frequency of not less than the counter electrode driving signal to be supplied to the counter electrode in the scanning period and a frequency of not more than a counter electrode driving signal or a DC driving signal having a potential within the voltage of the counter electrode driving signal, it is possible to optimally control a difference in potential between the data signal line and the counter electrode in the quiescent period. Namely, between the scanning period and the counter electrode, substantially the same effects of respective potentials of the data signal

**D** **B** **C** **E**

[illegible]

**D** **B** **C** **E**

[illegible]

**D** **B** **C** **E**

be realized even if the potential of the data signal line in the quiescent period is varied within the range of  $\pm 1.0$  V from the center of the amplitude in the scanning period.

The display device of the present invention is provided with control means for executing the driving method.

According to the foregoing structure, in the matrix-type display device, a high quality display which permits required power consumption to be significantly reduced, and in which flicker noise is suppressed to a sufficiently low level can be realized. For example, according to the liquid crystal display device, in the structure having active elements, low power consumption can be realized while maintaining desirable display quality.

The embodiments and concrete examples of implementation discussed in the foregoing detailed explanation serve solely to illustrate the technical details of the present invention, which should not be narrowly interpreted within the limits of such embodiments and concrete examples, but rather may be applied in many variations, provided such variations do not depart from the spirit of the present invention or exceed the scope of the patent claims set forth below.

09556926-052901

